ADAU1772BCPZ-R7 datasheet(59/117 Pages) AD

59 / 117 page

ADAU1772

Data Sheet

Rev. C | Page 58 of 116

CORE CONTROL REGISTER

Address: 0x0009, Reset: 0x04, Name: CORE_CONTROL

Table 39. Bit Descriptions for CORE_CONTROL

Bits

Bit Name

Settings

Description

Reset

Access

ZERO_STATE

Zeroes the state of the data memory during bank switching. When

switching active parameter banks between two settings, zeroing the state

of the bank prevents the new filter settings from being active on old data

that is recirculating in filters. Zeroing the state may prevent filter

instability or unwanted noises upon bank switching.

0x0

Do not zero state during bank switch

Zero state during back switch

[6:5]

BANK_SL

Selects active filter bank.

0x0

Bank A active

Bank B active

Reserved

[2:1]

CORE_FS

This bit sets the core sample rate. This setting should not be changed

while the core is running. CORE_RUN must be set to 0 for this setting to be

updated.

Reserved

96 kHz

192 kHz

Reserved

CORE_RUN

Run bit for the core. This bit should only be enabled when the program

and parameters are loaded and the sample rate settings have been set.

CORE_RUN starts and stops the core at the beginning of the program.

0x0

Core off

Core on

ADAU1772BCPZ-R7 Scheda tecnica(PDF) 59 Page - Analog Devices

ADAU1772BCPZ-R7 Scheda tecnica(HTML) 59 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL