HM25Q40C datasheet(9/62 Pages) HMSEMI

9 / 62 page

Preliminary Datasheet

4. SIGNAL DESCRIPTIONS

Table 4.1 Pin Descriptions

Symbol

Pin Name

CLK

Serial Clock Input

DI(IO0)

Serial Data Input(Data input output 0) (1)

DO(IO1)

Serial Data Output(Data input output 1) (1)

CS#

Chip Enable

WP#(IO2)(3)

Write Protect (Data input output 2) (2)

HOLD# / RESET#(3)(IO3)

Hold or Reset input(Data input output 3) (2)

VCC

Power Supply (2.3-3.6V)

GND

Ground

Notes:

(1)IO0 and IO1 are used for Standard and Dual SPI instructions.

(2)IO0—IO3 are used for QUAD SPI instructions.

(3)WP# and HOLD# / RESET# functions are only available for Standard and Dual SPI.

4.1. Serial Data Input (DI) / IO0

The SPI Serial Data Input (DI) pin is used to transfer data serially into the device. It receives instructions,

address and data to be programmed. Data is latched on the rising edge of the Serial Clock (CLK) input pin.

The DI pin becomes IO0 - an input and output during Dual and Quad commands for receiving instructions,

address, and data to be programmed (values latched on rising edge of serial CLK clock signal) as well as

shifting out data (on the falling edge of CLK).

4.2. Serial Data Output (DO) / IO1

The SPI Serial Data Output (DO) pin is used to transfer data serially out of the device. Data is shifted out

on the falling edge of the Serial Clock (CLK) input pin. DO becomes IO1 - an input and output during Dual and

Quad commands for receiving instructions, addresses, and data to be programmed (values latched on rising

edge of serial CLK clock signal) as well as shifting out data (on the falling edge of CLK).

4.3. Serial Clock (CLK)

The SPI Serial Clock Input (CLK) pin provides the timing for serial input and output operations. ("See SPI

Mode")

4.4. Chip Select (CS#)

The SPI Chip Select (CS#) pin enables and disables device operation. When CS# is high the device is

deselected and the Serial Data Output pins are at high impedance.

When deselected, the devices power consumption will be at standby levels unless an internal erase,

program or status register cycle is in progress. When CS# is brought low the device will be selected, power

consumption will increase to active levels and instructions can be written to and data read from the device.

After power-up, CS# must transition from high to low before a new instruction will be accepted.

HM25Q40A

HM25Q40C Scheda tecnica(PDF) 9 Page - Shenzhen Huazhimei Semiconductor Co., Ltd

HM25Q40C Scheda tecnica(HTML) 9 Page - Shenzhen Huazhimei Semiconductor Co., Ltd

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

Scheda tecnica Scarica

Link URL