Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

BT817Q-R Scheda tecnica(PDF) 18 Page - Bridgetek Pte Ltd.

Il numero della parte BT817Q-R
Spiegazioni elettronici  Advanced Embedded Video Engine Datasheet
PDF  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  BRIDGETEK [Bridgetek Pte Ltd.]
Homepage  https://brtchip.com/
Logo BRIDGETEK - Bridgetek Pte Ltd.

BT817Q-R Scheda tecnica(HTML) 18 Page - Bridgetek Pte Ltd.

Back Button BT817Q-R Datasheet HTML 14Page - Bridgetek Pte Ltd. BT817Q-R Datasheet HTML 15Page - Bridgetek Pte Ltd. BT817Q-R Datasheet HTML 16Page - Bridgetek Pte Ltd. BT817Q-R Datasheet HTML 17Page - Bridgetek Pte Ltd. BT817Q-R Datasheet HTML 18Page - Bridgetek Pte Ltd. BT817Q-R Datasheet HTML 19Page - Bridgetek Pte Ltd. BT817Q-R Datasheet HTML 20Page - Bridgetek Pte Ltd. BT817Q-R Datasheet HTML 21Page - Bridgetek Pte Ltd. BT817Q-R Datasheet HTML 22Page - Bridgetek Pte Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 59 page
background image
Copyright © Bridgetek Pte Ltd
18
BT817/8 Advanced Embedded Video Engine Datasheet
Version 1.1
Document No.: BRT_000302 Clearance No.: BRT#154
Bit
Interrupt Source
Conditions
0
INT_SWAP
Display list swap occurred
1
INT_TOUCH
touch detected
2
INT_TAG
Touch-screen tag value change
3
INT_SOUND
Sound effect ended
4
INT_PLAYBACK
Audio playback ended
5
INT_CMDEMPTY
Command FIFO empty
6
INT_CMDFLAG
Command FIFO flag
7
INT_CONV_COMPLETE Touch-screen conversions completed
8
INT_UNDERRUN
Graphics pipeline underrun
Table 4-6 Interrupt Flags bit assignment
4.2 System Clock
4.2.1
Clock Source
The BT817/8 supports external 12MHz crystal as clock source for system clock and RGB interface pixel
clock.
Figure 4-4 shows the pin connections for the crystal.
Figure 4-4 Crystal Oscillator Connection
4.2.2
Phase Locked Loop
There are 2 PLLs inside the chip, system PLL(PLL1) and PCLK PLL(PLL2).
The system PLL takes an input clock from the oscillator, and generates clocks to all internal circuits,
including the graphics engine, audio engine and touch engine.
The PCLK PLL (PLL2) takes an input clock from the oscillator, and generates clocks for RGB interface
when configured in Exsync mode.
4.2.3
Clock Enable
At power-on the BT817/8 is in sleep mode. The system clock will be enabled when the following step is
executed:
Host sends a “CLKEXT” command
Host sends an “ACTIVE” command



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com