MB95F118MS datasheet(45/64 Pages) FUJITSU

45 / 64 page

MB95110M Series

(7) LIN-UART Timing

Sampling at the rising edge of sampling clock*1 and prohibited serial clock delay*2

(ESCR register : SCES bit

= 0, ECCR register : SCDE bit = 0)

(Vcc

= 5.0 V ± 10%, AVss = Vss = 0.0 V, TA = −40 °C to + 85 °C)

*1 : Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the

serial clock.

*2 : Serial clock delay function is used to delay half clock for the output signal of serial clock.

*3 : Refer to “ (2) Source Clock/Machine Clock” for tMCLK.

Parameter

Sym-

bol

Pin name

Conditions

Value

Unit

Min

Max

Serial clock cycle time

tSCYC

SCK

Internal clock

operation output pin :

= 80 pF + 1 TTL.

5 tMCLK*3

⎯

SCK

↓ → SOT delay time

tSLOVI

SCK, SOT

−95

+ 95

Valid SIN

→ SCK ↑

tIVSHI

SCK, SIN

tMCLK*3

+ 190

⎯

SCK

↑ → valid SIN hold time

tSHIXI

SCK, SIN

⎯

Serial clock “L” pulse width

tSLSH

SCK

External clock

operation output pin :

= 80 pF + 1 TTL.

3 tMCLK*3

− tR

⎯

Serial clock “H” pulse width

tSHSL

SCK

tMCLK*3

+ 95

⎯

SCK

↓ → SOT delay time

tSLOVE

SCK, SOT

⎯

2 tMCLK*3

+ 95

Valid SIN

→ SCK ↑

tIVSHE

SCK, SIN

190

⎯

SCK

↑ → valid SIN hold time

tSHIXE

SCK, SIN

tMCLK*3

+ 95

⎯

SCK fall time

SCK

⎯

SCK rise time

SCK

⎯

MB95F118MS Scheda tecnica(PDF) 45 Page - fujitsu semiconductor

MB95F118MS Scheda tecnica(HTML) 45 Page - fujitsu semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Scheda tecnica Scarica

Link URL