| Motore di ricerca datesheet componenti elettronici |
|
AD9510/PCB Scheda tecnica(PDF) 34 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9510/PCB Scheda tecnica(HTML) 34 Page - Analog Devices |
|
34 / 60 page ![]() AD9510 Rev. A | Page 34 of 60 Setting the Divide Ratio The divide ratio is determined by the values written via the SCP to the registers that control each individual output, OUT0 to OUT7. These are the even numbered registers beginning at 48h and going through 56h. Each of these registers is divided into bits that control the number of clock cycles that the divider output stays high (high_cycles <3:0>) and the number of clock cycles that the divider output stays low (low_cycles <7:4>). Each value is 4 bits and has the range of 0 to 15. The divide ratio is set by Divide Ratio = (high_cycles + 1) + (low_cycles + 1) Example 1: Set the Divide Ratio = 2 high_cycles = 0 low_cycles = 0 Divide Ratio = (0 + 1) + (0 + 1) = 2 Example 2: Set Divide Ratio = 8 high_cycles = 3 low_cycles = 3 Divide Ratio = (3 + 1) + (3 + 1) = 8 Note that a Divide Ratio of 8 may also be obtained by setting: high_cycles = 2 low_cycles = 4 Divide Ratio = (2 + 1) + (4 + 1) = 8 Although the second set of settings produces the same divide ratio, the resulting duty cycle is not the same. Setting the Duty Cycle The duty cycle and the divide ratio are related. Different divide ratios have different duty cycle options. For example, if Divide Ratio = 2, the only duty cycle possible is 50%. If the Divide Ratio = 4, the duty cycle may be 25%, 50%, or 75%. The duty cycle is set by Duty Cycle = (high_cycles + 1)/((high_cycles + 1) + (low_cycles + 1)) See Table 17 for the values for the available duty cycles for each divide ratio. Table 17. Duty Cycle and Divide Ratio 48h to 56h Divide Ratio Duty Cycle (%) LO <7:4> HI<3:0> 2 50 0 0 3 67 0 1 3 33 1 0 4 50 1 1 4 75 0 2 4 25 2 0 5 60 1 2 5 40 2 1 5 80 0 3 5 20 3 0 6 50 2 2 6 67 1 3 6 33 3 1 6 83 0 4 6 17 4 0 7 57 2 3 7 43 3 2 7 71 1 4 7 29 4 1 48h to 56h Divide Ratio Duty Cycle (%) LO <7:4> HI<3:0> 7 86 0 5 7 14 5 0 8 50 3 3 8 63 2 4 8 38 4 2 8 75 1 5 8 25 5 1 8 88 0 6 8 13 6 0 9 56 3 4 9 44 4 3 9 67 2 5 9 33 5 2 9 78 1 6 9 22 6 1 9 89 0 7 9 11 7 0 10 50 4 4 10 60 3 5 |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |