AD9510SLASHPCB datasheet(8/60 Pages) AD

8 / 60 page

AD9510

Rev. A | Page 8 of 60

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

DELAY ADJUST4

OUT5 (OUT6); LVDS and CMOS

Shortest Delay Range5

35h (39h) <5:1> 11111b

Zero Scale

0.05

0.36

0.68

36h (3Ah) <5:1> 00000b

Full Scale

0.72

1.12

1.51

36h (3Ah) <5:1> 11111b

Linearity, DNL

0.5

LSB

Linearity, INL

0.8

LSB

Longest Delay Range5

35h (39h) <5:1> 00000b

Zero Scale

0.20

0.57

0.95

36h (3Ah) <5:1> 00000b

Full Scale

9.0

10.2

11.6

36h (3Ah) <5:1> 11111b

Linearity, DNL

0.3

LSB

Linearity, INL

0.6

LSB

Delay Variation with Temperature

Long Delay Range, 10 ns6

Zero Scale

0.35

ps/°C

Full Scale

−0.14

ps/°C

Short Delay Range, 1 ns6

Zero Scale

0.51

ps/°C

Full Scale

0.67

ps/°C

1 The measurements are for CLK1. For CLK2, add approximately 25 ps.

2 This is the difference between any two similar delay paths within a single device operating at the same voltage and temperature.

3 This is the difference between any two similar delay paths across multiple devices operating at the same voltage and temperature.

4 The maximum delay that can be used is a little less than one-half the period of the clock. A longer delay disables the output.

5 Incremental delay; does not include propagation delay.

6 All delays between zero scale and full scale can be estimated by linear interpolation.

AD9510/PCB Scheda tecnica(PDF) 8 Page - Analog Devices

AD9510/PCB Scheda tecnica(HTML) 8 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Scheda tecnica Scarica

Link URL