DSPIC30F2012AT20ESLASHML datasheet(32/205 Pages) MICROCHIP

32 / 205 page

dsPIC30F2011/2012/3012/3013

DS70139E-page 30

3.1.1

DATA ACCESS FROM PROGRAM

MEMORY USING TABLE

INSTRUCTIONS

This architecture fetches 24-bit wide program memory.

Consequently,

instructions

are

always

aligned.

However, as the architecture is modified Harvard, data

can also be present in program space.

There are two methods by which program space can

be accessed: via special table instructions, or through

the remapping of a 16K word program space page into

the upper half of data space (see Section 3.1.2 “Data

Access from Program Memory Using Program

Space Visibility”). The TBLRDL and TBLWTL instruc-

tions offer a direct method of reading or writing the lsw

of any address within program space, without going

through data space. The TBLRDH and TBLWTH instruc-

tions are the only method whereby the upper 8 bits of a

program space word can be accessed as data.

The PC is incremented by two for each successive

24-bit program word. This allows program memory

addresses to directly map to data space addresses.

Program memory can thus be regarded as two 16-bit

word wide address spaces, residing side by side, each

with the same address range. TBLRDL and TBLWTL

access the space which contains the lsw, and TBLRDH

and TBLWTH access the space which contains the

MSB.

Figure 3-3 shows how the EA is created for table oper-

ations and data space accesses (PSV = 1). Here,

P<23:0> refers to a program space word, whereas

D<15:0> refers to a data space word.

A set of table instructions are provided to move byte or

word-sized data to and from program space. See Fig-

ure 3-4 and Figure 3-5.

TBLRDL:

Table Read Low

Word: Read the LS Word of the program address;

P<15:0> maps to D<15:0>.

Byte: Read one of the LSB of the program

address;

P<7:0> maps to the destination byte when byte

select = 0;

P<15:8> maps to the destination byte when byte

select = 1.

TBLWTL:

Table Write Low (refer to Section 5.0

“Flash Program Memory” for details on Flash

Programming)

TBLRDH:

Table Read High

Word: Read the MS Word of the program address;

P<23:16> maps to D<7:0>; D<15:8> will always

be = 0.

Byte: Read one of the MSB of the program

address;

P<23:16> maps to the destination byte when

byte select = 0;

The destination byte will always be = 0 when

byte select = 1.

TBLWTH:

Table Write High (refer to Section 5.0

“Flash Program Memory” for details on Flash

Programming)

FIGURE 3-4:

PROGRAM DATA TABLE ACCESS (lsw)

PC Address

0x000000

0x000002

0x000004

0x000006

00000000

Program Memory

‘Phantom’ Byte

(read as ‘0’)

TBLRDL.W

TBLRDL.B (Wn<0> = 1)

TBLRDL.B (Wn<0> = 0)

DSPIC30F2012AT20E/ML Scheda tecnica(PDF) 32 Page - Microchip Technology

DSPIC30F2012AT20E/ML Scheda tecnica(HTML) 32 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL