DSPIC30F2012AT20ESLASHML datasheet(66/205 Pages) MICROCHIP

66 / 205 page

dsPIC30F2011/2012/3012/3013

DS70139E-page 64

8.1

Interrupt Priority

The user assignable interrupt priority (IP<2:0>) bits for

each individual interrupt source are located in the LS

3 bits of each nibble within the IPCx register(s). Bit 3 of

each nibble is not used and is read as a ‘0’. These bits

define the priority level assigned to a particular interrupt

by the user.

Natural Order Priority is determined by the position of

an interrupt in the vector table, and only affects

interrupt operation when multiple interrupts with the

same user-assigned priority become pending at the

same time.

Table 8-1 lists the interrupt numbers and interrupt

sources

for

the

dsPIC30F2011/2012/3012/3013

devices and their associated vector numbers.

The ability for the user to assign every interrupt to one

of seven priority levels means that the user can assign

a very high overall priority level to an interrupt with a

low natural order priority. For example, the PLVD (Low

Voltage Detect) can be given a priority of 7. The INT0

(External Interrupt 0) may be assigned to priority level

1, thus giving it a very low effective priority.

TABLE 8-1:

INTERRUPT VECTOR TABLE

Note:

The user selectable priority levels start at

0 as the lowest priority and level 7 as the

highest priority.

Note 1: The natural order priority scheme has 0

as the highest priority and 53 as the

lowest priority.

2: The natural order priority number is the

same as the INT number.

INT

Number

Vector

Number

Interrupt Source

Highest Natural Order Priority

INT0 — External Interrupt 0

IC1 — Input Capture 1

OC1 — Output Compare 1

311

T1 — Timer 1

IC2 — Input Capture 2

OC2 — Output Compare 2

614

T2 — Timer 2

715

T3 — Timer 3

816

SPI1

U1RX — UART1 Receiver

U1TX — UART1 Transmitter

ADC — ADC Convert Done

NVM — NVM Write Complete

SI2C — I2C™ Slave Interrupt

MI2C — I2C Master Interrupt

Input Change Interrupt

INT1 — External Interrupt 1

17-22

25-30

Reserved

INT2 — External Interrupt 2

U2RX* — UART2 Receiver

U2TX* — UART2 Transmitter

26-41

34-49

Reserved

LVD — Low-Voltage Detect

43-53

51-61

Reserved

Lowest Natural Order Priority

Only the dsPIC30F3013 has UART2 and the U2RX,

U2TX interrupts. These locations are reserved for

the dsPIC30F2011/2012/3012.

DSPIC30F2012AT20E/ML Scheda tecnica(PDF) 66 Page - Microchip Technology

DSPIC30F2012AT20E/ML Scheda tecnica(HTML) 66 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL