DSPIC30F2012AT20ESLASHML datasheet(35/205 Pages) MICROCHIP

35 / 205 page

DS70139E-page 33

dsPIC30F2011/2012/3012/3013

3.2

Data Address Space

The core has two data spaces. The data spaces can be

considered either separate (for some DSP instruc-

tions), or as one unified linear address range (for MCU

instructions). The data spaces are accessed using two

Address Generation Units (AGUs) and separate data

paths.

3.2.1

DATA SPACE MEMORY MAP

The data space memory is split into two blocks, X and

Y data space. A key element of this architecture is that

Y space is a subset of X space, and is fully contained

within X space. In order to provide an apparent Linear

Addressing space, X and Y spaces have contiguous

addresses.

When executing any instruction other than one of the

MAC

class of instructions, the X block consists of the 64-

Kbyte data address space (including all Y addresses).

When executing one of the MAC class of instructions,

the X block consists of the 64-Kbyte data address

space, excluding the Y address block (for data reads

only). In other words, all other instructions regard the

entire data memory as one composite address space.

The MAC class instructions extract the Y address space

from data space and address it using EAs sourced from

W10 and W11. The remaining X data space is

addressed using W8 and W9. Both address spaces are

concurrently accessed only with the MAC class

instructions.

The data space memory map for the dsPIC30F2011

and dsPIC30F2012 is shown in Figure 3-7. The data

space memory map for the dsPIC30F3012 and

dsPIC30F3013 is shown in Figure 3-8.

FIGURE 3-7:

dsPIC30F2011/2012 DATA SPACE MEMORY MAP

0x0000

0x07FE

0x09FE

0xFFFE

LSB

Address

16 bits

LSB

MSB

Address

0x0001

0x07FF

0x09FF

0xFFFF

0x8001

0x8000

Optionally

Mapped

into Program

Memory

0x0BFF

0x0BFE

0x0C00

0x0C01

0x0801

0x0800

0x0A01

0x0A00

Near

Data

0x1FFE

0x1FFF

2 Kbyte

SFR Space

1 Kbyte

SRAM Space

8 Kbyte

Space

X Data

Unimplemented (X)

SFR Space

X Data RAM (X)

Y Data RAM (Y)

DSPIC30F2012AT20E/ML Scheda tecnica(PDF) 35 Page - Microchip Technology

DSPIC30F2012AT20E/ML Scheda tecnica(HTML) 35 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL