 |
Motore di ricerca datesheet componenti elettronici |
|
|
Motore di ricerca datesheet componenti elettronici |
|
STR750FV2 Scheda tecnica(PDF) 48 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STR750FV2 Scheda tecnica(HTML) 48 Page - STMicroelectronics |
|
|
48 / 81 page  Electrical parameters STR750Fxx STR751Fxx STR752Fxx STR755Fxx 48/81 difference between N+1 consecutive clock rising edges and Tmin is the minimum time difference between N+1 consecutive clock rising edges. N should be kept sufficiently large to have a long term jitter (ex: thousands). For N=1, this becomes the single period jitter. See Figure 23 ● Cycle-to-cycle jitter (N period jitter) This corresponds to the time variation between adjacent cycles over a random sample of adjacent clock cycles pairs. Jitter(cycle-to-cycle) = Max(Tcycle n- Tcycle n-1) for n=1 to N. See Figure 24 Figure 23. Self-referred jitter (single and long term) Figure 24. Cycle-to-cycle jitter IDEAL CK_PLL trigger point ACTUAL CK_PLL nn+1 n+N --- long term jitter T single period jitter IDEAL CK_PLL ACTUAL CK_PLL nn+1 T Tcycle 1 Tcycle 2 n+2 --- Tcycle N-1 n+N |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Italian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
