Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

TSC2007 Scheda tecnica(PDF) 8 Page - Texas Instruments

Il numero della parte TSC2007
Spiegazioni elettronici  TSC2007-Q1 1.2-V to 3.6-V, 12-Bit, Nanopower, 4-Wire Micro Touch-Screen Controller With I2C Interface
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  TI2 [Texas Instruments]
Homepage  https://www.ti.com
Logo TI2 - Texas Instruments

TSC2007 Scheda tecnica(HTML) 8 Page - Texas Instruments

Back Button TSC2007 Datasheet HTML 4Page - Texas Instruments TSC2007 Datasheet HTML 5Page - Texas Instruments TSC2007 Datasheet HTML 6Page - Texas Instruments TSC2007 Datasheet HTML 7Page - Texas Instruments TSC2007 Datasheet HTML 8Page - Texas Instruments TSC2007 Datasheet HTML 9Page - Texas Instruments TSC2007 Datasheet HTML 10Page - Texas Instruments TSC2007 Datasheet HTML 11Page - Texas Instruments TSC2007 Datasheet HTML 12Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 43 page
background image
t
HD, STA
t
SU, DAT
t
HD, DAT
t
SU, STA
t
SU, STO
t
HD, STA
t
LOW
t
HIGH
t
R
t
F
t
BUF
SDA
START
CONDITION
START
CONDITION
STOP
CONDITION
REPEATED
START
CONDITION
SCL
8
TSC2007-Q1
SBAS545A – SEPTEMBER 2011 – REVISED DECEMBER 2016
www.ti.com
Product Folder Links: TSC2007-Q1
Submit Documentation Feedback
Copyright © 2011–2016, Texas Instruments Incorporated
6.9 Timing Requirements: High-Speed Mode (SCL = 3.4 MHz)
All specifications typical at –40°C to 85°C, VDD = 1.6 V (unless otherwise noted).
MIN
NOM
MAX
UNIT
fSCL
SCL clock frequency
0
3.4
MHz
tHD, STA
Hold time (repeated) START condition
160
ns
tLOW
Low period of SCL clock
160
ns
tHIGH
High period of the SCL clock
60
ns
tSU, STA
Setup time for a repeated START condition
160
ns
tHD, DAT
Data hold time
0
70
ns
tSU, DAT
Data setup time
10
ns
tR
Rise time for a signal
(receiving)
SCL
Cb = total bus capacitance
10
40
ns
SDA
Cb = total bus capacitance
10
80
ns
tF
Fall time for a signal
(receiving)
SCL
Cb = total bus capacitance
10
40
ns
SDA
Cb = total bus capacitance
10
80
ns
tF
Fall time for both SDA and SCL signals
(transmitting)
Cb = total bus capacitance
10
80
ns
tSU, STO
Setup time for STOP condition
160
ns
Cb
Capacitive load for each bus line
Cb = total capacitance of one bus line in pF
100
pF
Cycle time
8 bits
40 SCL + 127 CCLK, VDD = 1.8 V
46.5
µs
12 bits
49 SCL + 148 CCLK, VDD = 1.8 V
95.3
µs
Effective throughput
8 bits
VDD = 1.8 V
21.52
kSPS
12 bits
VDD = 1.8 V
10.49
kSPS
Equivalent rate = effective
throughput × 7
8 bits
VDD = 1.8 V
150.65
kHz
12 bits
VDD = 1.8 V
73.46
kHz
Figure 1. Detailed I/O Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com