RZSLASHT2M datasheet(93/128 Pages) RENESAS

93 / 128 page

Table 2.32

SCI timing (2 of 2)

Parameter

Symbol

Min.

Max.

Unit

Reference figure

SCI

(Clock sync,

Simple SPI)

SCK output clock cycle (master)

tSPcyc

65536

tPSCIcyc

Figure 2.57 to

Figure 2.62

SCK input clock cycle (slave)

65536

SCK clock high pulse width

tSPCKWH

0.4

0.6

tSPcyc

SCK clock low pulse width

tSPCKWL

0.4

0.6

tSPcyc

SCK clock rise/fall time

tSPCKR,

tSPCKF

—

Data input setup

time

Internal clock

tSU

—

External clock

—

Data input hold

time

Internal clock

—

External clock

—

Data output delay

time

Internal clock

tOD

—

External clock

—

Data output hold

time

Internal clock

tOH

-3

—

External clock

—

Data rise/fall time

tDR, tDF

—

Slave access time Internal clock

tSA

—

3 × tPSCIcyc + 12

External clock

—

3 × tPSCIcyc + 12

Slave output

release time

Internal clock

tREL

—

3 × tPSCIcyc + 12

External clock

—

3 × tPSCIcyc + 12

SCI

(Simple SPI)

SS input setup time

tLEAD

—

tSPcyc

SS input hold time

tLAG

—

tSPcyc

SS input rise/fall time

tSSR, tSSF

—

Note:

tPSCIcyc: PCLKSCIn cycle

Note 1. NFcyc = 4n × 2m-1 × tPSCIcyc

n: CCR2.CKS[1:0] (n = 0, 1, 2, 3)

m: CCR1.NFCS[2:0] (m = 1, 2, 3, 4)

SCKn

(n = 0 to 5)

tScyc

tSCKW

tSCKf

tSCKr

Figure 2.55

SCK clock input/output timing

RZ/T2M Datasheet

2. Electrical Characteristics

R01DS0383EJ0130 Rev.1.30

Mar 13, 2026

Page 93 of 128

RZ/T2M Scheda tecnica(PDF) 93 Page - Renesas Technology Corp

RZ/T2M Scheda tecnica(HTML) 93 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL