RZSLASHT2M datasheet(2/128 Pages) RENESAS

2 / 128 page

Overview

1.1

Outline of Specifications

The MPU is a high-performance ASSP that has dual Arm Cortex®-R52 processor with Floating-Point Unit (FPU) and

NEON™. It incorporates integrated peripheral functions necessary for system configuration.

Table 1.1

CPU

Feature

Functional description

Arm® Cortex®-R52

● Two processors*1 consist of single core

● Operating frequency

– 200 MHz/400 MHz/800 MHz (in case of 200 MHz system clock)

– 150 MHz/300 MHz/600 MHz (in case of 150 MHz system clock)

● 32-bit CPU Cortex-R52 designed by Arm (core revision r1p2)

● Address space: 4 GB

● Instruction cache

– CPU0: 16 KB (with ECC)

– CPU1: 32 KB (with ECC)

● Data cache

– CPU0: 16 KB (with ECC)

– CPU1: 32 KB (with ECC)

● Tightly coupled memory (TCM)

– CPU0

ATCM: 512 KB (with ECC) 1 wait (0 wait selectable if less than 400 MHz)

BTCM: 64 KB (with ECC) 0 wait

CTCM: 0 KB (with ECC)

– CPU1

ATCM: 0 KB

BTCM: 0 KB

CTCM: 0 KB

● Instruction set: Arm v8-R architecture, so support includes Thumb® and Thumb-2

● Data arrangement

– Instructions: Little endian

– Data: Little endian

● 2-stage memory protection unit (MPU)

● No DCLS (Dual Core Lock Step) support

FPU

● Supports addition, subtraction, multiplication, division, multiply-and-accumulate, and

square-root operations at single- and double-precision.

● Registers

64-bit single-word registers: 64 bits × 32

(can be used as 16 double-word registers: 128 bits × 16)

NEON

The Advanced SIMD supporting integer or single precision results

Note 1. One CPU for 176-pin and 128-pin devices (only CPU0 is provided)

Table 1.2

Memory

Feature

Functional description

On-chip system SRAM with ECC

● Capacity:

– Dual CPU: Up to 2.0 MB (512 KB × 4 units) (with ECC)

– Single CPU: Up to 1.5 MB (512 KB × 3 units) (with ECC)

● Operating frequency: 150 MHz/200 MHz

● SEC-DED (single error correction/double error detection)

Error injection supported

One-time programmable memory

● Overwrite protection

● Redundancy support

● ECC support

● Available information

– Unique ID

– Authentication settings

– Trimming data

– Boot mode setting

– User area

RZ/T2M Datasheet

1. Overview

R01DS0383EJ0130 Rev.1.30

Mar 13, 2026

Page 2 of 128

RZ/T2M Scheda tecnica(PDF) 2 Page - Renesas Technology Corp

RZ/T2M Scheda tecnica(HTML) 2 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL