| Motore di ricerca datesheet componenti elettronici |
|
XIO2001 Scheda tecnica(PDF) 11 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
XIO2001 Scheda tecnica(HTML) 11 Page - Texas Instruments |
|
11 / 131 page ![]() 1 Introduction 1.1 Features XIO2001 PCI Express™ to PCI Bus Translation Bridge www.ti.com SCPS212B – MAY 2009 – REVISED JULY 2009 Prioritization Scheme • Full ×1 PCI Express Throughput • Two Package Options: 12 mm × 12 mm and 7 • Fully Compliant with PCI Express to PCI/PCI-X mm × 7 mm Bridge Specification, Revision 1.0 • Internal PCI Arbiter Supporting Up to 6 • Fully Compliant with PCI Express Base External PCI Masters Specification, Revision 2.0 • Advanced PCI Express Message Signaled • Fully Compliant with PCI Local Bus Interrupt Generation for Serial IRQ Interrupts Specification, Revision 2.3 • External PCI Bus Arbiter Option • PCI Express Advanced Error Reporting Capability Including ECRC Support • PCI Bus LOCK Support • Support for D1, D2, D3 hot, and D3cold • JTAG/BS for Production Test • Active-State Link Power Management Saves • PCI-Express CLKREQ Support Power When Packet Activity on the PCI • Clock Run and Power Override Support Express Link is Idle, Using Both L0s and L1 • Six Buffered PCI Clock Outputs (25 MHz, 33 States MHz, 50 MHz, or 66 MHz) • Wake Event and Beacon Support • PCI Bus Interface 3.3-V and 5.0-V (25 MHz or • Error Forwarding Including PCI Express Data 33 MHz only at 5.0 V) Tolerance Options Poisoning and PCI Bus Parity Errors • Integrated AUX Power Switch Drains V AUX • Utilizes 100-MHz Differential PCI Express Power Only When Main Power Is Off Common Reference Clock or 125-MHz • Five 3.3-V, Multifunction, General-Purpose I/O Single-Ended, Reference Clock Terminals • Optional Spread Spectrum Reference Clock is • Memory-Mapped EEPROM Serial-Bus Supported Controller Supporting PCI Express Power • Robust Pipeline Architecture To Minimize Budget/Limit Extensions for Add-In Cards Transaction Latency • Compact Footprint, Lead-Free 144-Ball, ZAJ • Full PCI Local Bus 66-MHz/32-Bit Throughput MicroStar™ BGA or Lead-Free 169-Ball ZGU • Support for Six Subordinate PCI Bus Masters MicroStar BGA with Internal Configurable, 2-Level Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this document. PRODUCTION DATA information is current as of publication date. Copyright © 2009–2009, Texas Instruments Incorporated Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |