PCF8533USLASH2DASLASH2 datasheet(15/45 Pages) NXP

15 / 45 page

PCF8533_4

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 04 — 5 March 2010

15 of 45

NXP Semiconductors

PCF8533

Universal LCD driver for low multiplex rates

The following applies to Figure 10:

• In static drive mode the eight transmitted data bits are placed into row 0 of eight

successive 4-bit RAM words.

• In 1:2 multiplex mode the eight transmitted data bits are placed in pairs into

row 0 and 1 of four successive 4-bit RAM words.

• In 1:3 multiplex mode the eight bits are placed in triples into row 0, 1, and 2 of three

successive 4-bit RAM words, with bit 3 of the third address left unchanged. It is not

recommended to use this bit in a display because of the difficult addressing. This last

bit may, if necessary, be controlled by an additional transfer to this address, but care

should be taken to avoid overwriting adjacent data because always full bytes are

transmitted.

• In the 1:4 multiplex mode the eight transmitted data bits are placed in quadruples into

row 0, 1, 2, and 3 of two successive 4-bit RAM words.

7.11 Data pointer

The addressing mechanism for the display RAM is realized using the data pointer. This

allows the loading of an individual display data byte, or a series of display data bytes, into

any location of the display RAM. The sequence commences with the initialization of the

data pointer by the load-data-pointer command (see Table 11). Following this command,

an arriving data byte is stored at the display RAM address indicated by the data pointer.

The filling order is shown in Figure 10. After each byte is stored, the content of the data

pointer is automatically incremented by a value dependent on the selected LCD drive

mode:

• In static drive mode by eight.

• In 1:2 multiplex drive mode by four.

• In 1:3 multiplex drive mode by three.

• In 1:4 multiplex drive mode by two.

If an I2C-bus data access terminates early, the state of the data pointer is unknown.

Consequently, the data pointer must be rewritten prior to further RAM accesses.

7.12 Subaddress counter

The storage of display data is conditioned by the content of the subaddress counter.

Storage is allowed only when the content of the subaddress counter match with the

hardware subaddress applied to A0, A1, and A2. The subaddress counter value is defined

by the device-select command (see Table 12). If the content of the subaddress counter

and the hardware subaddress do not match, then data storage is inhibited but the data

pointer is incremented as if data storage had taken place. The subaddress counter is also

incremented when the data pointer overflows.

In cascaded applications each PCF8533 in the cascade must be addressed separately.

Initially, the first PCF8533 is selected by sending the device-select command matching

the first device's hardware subaddress. Then the data pointer is set to the preferred

display RAM address by sending the load-data-pointer command.

PCF8533U/2DA/2 Scheda tecnica(PDF) 15 Page - NXP Semiconductors

PCF8533U/2DA/2 Scheda tecnica(HTML) 15 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

Scheda tecnica Scarica

Link URL