| Motore di ricerca datesheet componenti elettronici |
|
CS53L30 Scheda tecnica(PDF) 1 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS53L30 Scheda tecnica(HTML) 1 Page - Cirrus Logic |
|
1 / 67 page ![]() Copyright Cirrus Logic, Inc. 2013–2015 (All Rights Reserved) http://www.cirrus.com Low-Power Quad-Channel Microphone ADC with TDM Output Analog Input and ADC Features 91-dB dynamic range (A-weighted) @ 0-dB gain –84-dB THD+N @ 0-dB gain Four fully differential inputs: Four analog mic/line inputs Four analog programmable gain amplifiers –6 to +12 dB, in 0.5-dB steps +10 or +20 dB boost for mic input Four mic bias generators MUTE pin for quick mic mute and programmable quick power down Digital Processing Features Volume control, mute, programmable high-pass filter, noise gate Two digital mic (DMIC) interfaces Digital Output Features Two DMIC SCLK generators Four-channel I2S output or TDM output. Four CS53L30s can be used to output 16 channels of 24-bit 16-kHz sample rate data on a single TDM line. System Features Native (no PLL required) support for 6-/12-MHz, 6.144-/ 12.288-MHz, 5.6448-/11.2896-MHz, or 19.2-MHz master clock rates and 8- to 48-kHz audio sample rates Master or Slave Mode. Clock dividers can be used to generate common audio clocks from single-master clock input. Low power consumption Less than 4.5-mW stereo (16 kHz) analog mic record Less than 2.5-mW mono (8 kHz) analog mic record Selectable mic bias and digital interface logic voltages High-speed (400-kHz) I²C control port Available in 30-ball WLCSP and 32-pin QFN Applications Voice-recognition systems Advanced headsets and telephony systems Voice recorders Digital cameras and video cameras CS53L30 Digital Processing Control Port Level Shifters MIC 1_BIAS Serial Port MIC 2_BIAS VP MCLK DMIC1_SCLK MIC3_BIAS MIC4_BIAS –6 to +12 dB, 0.5 dB steps +10 or +20 dB ADC1B – + – + MIC1 Bias MIC2 Bias MIC3 Bias MIC4 Bias HPF, Noise Gate, Volume, Mute Audio Serial Port Control Port RESET MCLK_INT Clock Divider Synchronizer DMIC ADC1A – + LDO VA VD 2 2 4 MCLK_INT HPF, Noise Gate, Volume, Mute SYNC MUTE Synchronous SRC IN1+/DMIC1_SD IN2– IN1– IN2+ DMIC2_SCLK – + –6 to +12 dB, 0.5 dB steps +10 or +20 dB ADC2B – + – + ADC2A – + MCLK_INT IN3+/DMIC2_SD IN4– IN3– IN4+ – + CS53L30 DS992F2 MAR '15 |
Codice articolo simile - CS53L30 |
|
Descrizione simile - CS53L30 |
|
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |