CS53L30 datasheet(36/67 Pages) CIRRUS

36 / 67 page

DS992F2

CS53L30

4.14 I2C Control Port

AD0 and AD1 are the logic state of the ASP_SDOUT2/AD0 and DMIC2_SCLK/AD1 pins, which are pulled to the supply

or ground. These pins configure the I²C device address upon a device power up, after RESET is deasserted. These pins

have internal pull-down resistors, allowing for the default I2C address with no external components. If an I2C address other

than the default is desired, then external resistor termination to VA is required. The minimum resistor value allowed is 10

. The time constant resulting from the pull-up or pull-down resistor and the total net capacitance should be considered

when determining the time required for the pin voltage to settle before RESET is deasserted. See Table 3-14 for

specifications on internal pull-down resistance and VIH and VIL voltage.

The next byte is the memory address pointer (MAP); the 7 LSBs of the MAP byte select the address of the register to be

read or written to next. The MSB of the MAP byte, INCR, selects whether autoincrementing is to be used (INCR = 1),

allowing successive reads or writes of consecutive registers.

Each byte is separated by an acknowledge bit. The ACK bit is output from the CS53L30 after each input byte is read and

is input to the CS53L30 from the microcontroller after each transmitted byte.

If the operation is a write, the bytes following the MAP byte are written to the CS53L30 register address indicated by the

sum of the last-received MAP and the number of times the MAP has automatically incremented since the MAP was last

received. Fig. 4-18 shows a write pattern with autoincrementing.

Figure 4-18. Control Port Timing, I2C Writes with Autoincrement

If the operation is a read, the contents of the register indicated by the sum of the last-received MAP and the number of

times the MAP has automatically incremented since it was last received, are output in the next byte. Fig. 4-19 shows a

read pattern following the write pattern in Fig. 4-18. Notice how read addresses are based on the MAP byte from Fig. 4-18.

Figure 4-19. Control Port Timing, I2C Reads with Autoincrement

If a read address not based on the last received MAP address is desired, an aborted write operation can be used as a

preamble that sets the desired read address. This preamble technique is shown in Fig. 4-20: A write operation is aborted

(after the acknowledge for the MAP byte) by sending a stop condition.

24 25

SCL

Chip Address (Write)

MAP Byte

Data

START

STOP

ACK

SDA

16 17 18 19

10 11

13 14 15

27 28

Data

SDA

Source

Master

Pullup

Slave

Master

Pullup

ACK

MAP Addr = X

Master

Slave

Addr = 1001010

432

4 3 2

71 0

SCL

SDA

Source

Pullup

DATA

STOP

ACK

CHIP ADDRESS (READ)

START

ACK

DATA

Master

Slave

Master

Master Pullup

Addr = 1001010

CS53L30 Scheda tecnica(PDF) 36 Page - Cirrus Logic

CS53L30 Scheda tecnica(HTML) 36 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

Scheda tecnica Scarica

Link URL