MCP47FXB2XT-EST datasheet(77/124 Pages) MICROCHIP

77 / 124 page

 2020 Microchip Technology Inc.

DS20006368A-page 77

MCP47FXBX4/8

6.9

Entering High-Speed (HS) Mode

The I2C specification requires that a High-Speed mode

device be activated to operate in High-Speed

(3.4 Mbit/s) mode. This is accomplished by the master

sending a special address byte following the Start bit.

This byte is referred to as the High-Speed Master Mode

Code (HSMMC).

The device can now communicate at up to 3.4 Mbit/s

on SDA and SCL lines. The device will switch out of the

HS mode on the next Stop condition.

The master code is sent as follows:

Start condition (S)

High-Speed Master Mode Code (‘0000 1XXX’),

The XXX bits are unique to the HS master mode.

No Acknowledge (A)

After switching to the HS mode, the next transferred

byte is the I2C control byte, which specifies the device

to communicate with and any number of data bytes

plus acknowledgments. The master device can then

either issue a repeated Start bit to address a different

device (at high-speed) or a Stop bit to return to the

fast/standard bus speed. After the Stop bit, any other

master device (in a Multi-Master system) can arbitrate

for the I2C bus.

The MCP47FXBX4/8 devices do not acknowledge the

HS Select byte. However, upon receiving this

command, the device switches to HS mode.

Figure 6-3 illustrates the HS mode command

sequence.

For more information on the HS mode, or other I2C

modes, refer to the “NXP I2C Specification”.

6.9.1

SLOPE CONTROL

The slope control on the SDA output for the Fast/Stan-

dard Speed is different from the one of the High-Speed

clock modes of the interface.

6.9.2

PULSE GOBBLER

The pulse gobbler on the SCL pin is automatically

adjusted to suppress spikes < 10 ns during HS mode.

FIGURE 6-3:

HS Mode Sequence.

‘0000 1XXX’b

Slave Address

A/A

Data

S = Start bit

Sr = Repeated Start bit

A = Acknowledge bit

A = Not Acknowledge bit

R/W = Read/Write bit

R/W

P = Stop bit (Stop condition terminates HS Mode)

F/S mode

HS mode

HS mode continues

F/S mode

‘Slave Address’ R/W

HS Select Byte

Control Byte

Command/Data Byte(s)

Control Byte

MCP47FXB2XT-EST Scheda tecnica(PDF) 77 Page - Microchip Technology

MCP47FXB2XT-EST Scheda tecnica(HTML) 77 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL