TDA4VEN...Q1 datasheet(85/236 Pages) TI

85 / 236 page

over operating junction temperature range (unless otherwise noted)

SUPPLY NAME

DESCRIPTION

MIN(1)

NOM

MAX(1)

UNIT

VDDSHV0

Dual-voltage IO supply for IO group 0

1.8-V operation

1.71

1.8

1.89

3.3-V operation

3.135

3.3

3.465

VDDSHV1

Dual-voltage IO supply for IO group 1

1.8-V operation

1.71

1.8

1.89

3.3-V operation

3.135

3.3

3.465

VDDSHV2

Dual-voltage IO supply for IO group 2

1.8-V operation

1.71

1.8

1.89

3.3-V operation

3.135

3.3

3.465

VDDSHV3

Dual-voltage IO supply for IO group 3

1.8-V operation

1.71

1.8

1.89

3.3-V operation

3.135

3.3

3.465

VDDSHV5

Dual-voltage IO supply for IO group 5

1.8-V operation

1.71

1.8

1.89

3.3-V operation

3.135

3.3

3.465

VDDSHV6

Dual-voltage IO supply for IO group 6

1.8-V operation

1.71

1.8

1.89

3.3-V operation

3.135

3.3

3.465

Operating junction temperature range

Automotive Q100

–40

125

°C

Extended Industrial

–40

105

°C

(1)

The voltage at the device ball must never drop below the MIN voltage or rise above the MAX voltage for any amount of time during

normal device operation.

(2)

VDD_CORE, VDDA_CORE_CSI_DSI, VDDA_CORE_DSI_CLK, VDDA_CORE_USB, and VDDA_DDR_PLL0 shall be sourced from

the same power source. Care should be taken to ensure that voltage differential between VDD_CORE and VDDA_CORE_USB is

within +/- 1%.

(3)

VDD_CANUART shall be connected to an always on power source when using Partial IO or IO Only + DDR Self-refresh low power

modes. VDD_CANUART shall be connected to the same power source as VDD_CORE, VDDA_CORE_CSI_DSI, VDDA_CORE_USB,

and VDDA_DDR_PLL0 when not using Partial IO or IO Only + DDR Self-refresh low power modes.

(4)

VDD_MMC0 and VDDA_0P85_DLL_MMC0 must be connected to the same power source as VDD_CORE when MMC0 is not used. In

this case, VDD_MMC0 and VDDA_0P85_DLL_MMC0 may be operated at a nominal voltage of 0.75 or 0.85.

(5)

VDDS_DDR and VDDS_DDR_C shall be sourced from the same power source.

(6)

Refer to the Recommended Operating Conditions for OTP eFuse Programming table for VPP supply voltages based on eFuse usage.

(7)

The VMON_VSYS pin provides a way to monitor the system power supply. For more information, see System Power Supply Monitor

Design Guidelines.

(8)

An external resistor divider is required to limit the voltage applied to this device pin. For more information, see USB VBUS Design

Guidelines.

(9)

VDDSHV_CANUART shall be connected to an always on power source when using Partial IO or IO Only + DDR Self-refresh low

power modes. VDDSHV_CANUART shall be connected to any valid IO power source when not using Partial IO or IO Only + DDR

Self-refresh low power modes.

www.ti.com

TDA4VEN-Q1, TDA4AEN-Q1

SPRSP96A – MARCH 2024 – REVISED SEPTEMBER 2024

Submit Document Feedback

Product Folder Links: TDA4VEN-Q1 TDA4AEN-Q1

TDA4VEN...Q1 Scheda tecnica(PDF) 85 Page - Texas Instruments

TDA4VEN...Q1 Scheda tecnica(HTML) 85 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL