TDA4VEN...Q1 datasheet(103/236 Pages) TI

103 / 236 page

6.9.3 System Timing

For more details about features and additional description information on the subsystem multiplexing signals,

see the corresponding subsections within Signal Descriptions and Detailed Description sections.

6.9.3.1 Reset Timing

Tables and figures provided in this section define timing conditions, timing requirements, and switching

characteristics for reset related signals.

Table 6-6. Reset Timing Conditions

PARAMETER

MIN

MAX

UNIT

INPUT CONDITIONS

SRI

Input slew rate

VDD(1) = 1.8V

0.0018

V/ns

VDD(1) = 3.3V

0.0033

V/ns

OUTPUT CONDITIONS

Output load capacitance

30 pF

(1)

VDD stands for corresponding power supply. For more information on the power supply name and the corresponding ball(s), see

POWER column of the Pin Attributes table.

Table 6-7. MCU_PORz Timing Requirements

see Figure 6-7

NO.

PARAMETER

MIN

MAX UNIT

RST1

th(SUPPLIES_VALID - MCU_PORz)

Hold time, MCU_PORz active (low) at Power-up

after supplies valid (using external crystal circuit)

9500000

RST2

Hold time, MCU_PORz active (low) at Power-up

after supplies valid and external clock stable (using

external LVCMOS clock source)

1200

RST3

tw(MCU_PORzL)

Pulse Width, MCU_PORz low after Power-up

(without removal of Power or system reference

clock MCU_OSC0_XI/XO)

1200

Figure 6-7. MCU_PORz Timing Requirements

www.ti.com

TDA4VEN-Q1, TDA4AEN-Q1

SPRSP96A – MARCH 2024 – REVISED SEPTEMBER 2024

Submit Document Feedback

103

Product Folder Links: TDA4VEN-Q1 TDA4AEN-Q1

TDA4VEN...Q1 Scheda tecnica(PDF) 103 Page - Texas Instruments

TDA4VEN...Q1 Scheda tecnica(HTML) 103 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL