TDA4VEN...Q1 datasheet(151/236 Pages) TI

151 / 236 page

6.9.5.13.2 GPMC and NOR Flash — Asynchronous Mode

Table 6-67 and Table 6-68 present timing requirements and switching characteristics for GPMC and NOR Flash

— Asynchronous Mode.

Table 6-67. GPMC and NOR Flash Timing Requirements – Asynchronous Mode

see Figure 6-52, Figure 6-53, Figure 6-54, and Figure 6-56

NO.

PARAMETER

DESCRIPTION

MODE

MIN

MAX UNIT

FA5

(1)

tacc(d)

Data access time

div_by_1_mode;

GPMC_FCLK_MUX;

TIMEPARAGRANULARITY_X1

(4)

FA20

(2)

tacc1-pgmode(d)

Page mode successive data access time

div_by_1_mode;

GPMC_FCLK_MUX;

TIMEPARAGRANULARITY_X1

(3)

FA21

(1)

tacc2-pgmode(d)

Page mode first data access time

div_by_1_mode;

GPMC_FCLK_MUX;

TIMEPARAGRANULARITY_X1

(4)

(1)

The FA5 parameter illustrates the amount of time required to internally sample input data. It is expressed in number of GPMC

functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input data is internally sampled by active

functional clock edge. FA5 value must be stored inside the AccessTime register bit field.

(2)

The FA20 parameter illustrates amount of time required to internally sample successive input page data. It is expressed in number of

GPMC functional clock cycles. After each access to input page data, next input page data is internally sampled by active functional

clock edge after FA20 functional clock cycles. The FA20 value must be stored in the PageBurstAccessTime register bit field.

(3)

P = PageBurstAccessTime × (TimeParaGranularity + 1) × GPMC_FCLK(5)

(4)

H = AccessTime × (TimeParaGranularity + 1) × GPMC_FCLK(5)

(5)

GPMC_FCLK is general-purpose memory controller internal functional clock period in ns.

Table 6-68. GPMC and NOR Flash Switching Characteristics – Asynchronous Mode

see Figure 6-52, Figure 6-53, Figure 6-54, Figure 6-55, Figure 6-56, and Figure 6-57

NO.

PARAMETER

DESCRIPTION

MODE

(15)

MIN

MAX

UNIT

133MHz

FA0

tw(be[x]nV)

Pulse duration, output lower-byte enable and

command latch enable GPMC_BE0n_CLE, output

upper-byte enable GPMC_BE1n valid time

Read

N (12)

Write

N (12)

FA1

tw(csnV)

Pulse duration, output chip select GPMC_CSn[i](13)

low

Read

A (1)

Write

A (1)

FA3

td(csnV-advnIV)

Delay time, output chip select GPMC_CSn[i](13)

valid to output address valid and address latch

enable GPMC_ADVn_ALE invalid

Read

B - 2 (2)

B + 2(2)

Write

B - 2(2)

B + 2(2)

FA4

td(csnV-oenIV)

Delay time, output chip select GPMC_CSn[i](13)

valid to output enable GPMC_OEn_REn invalid

(Single read)

div_by_1_mode;

GPMC_FCLK_MUX;

TIMEPARAGRANULARITY_X1

C - 2(3)

C + 2(3)

FA9

td(aV-csnV)

Delay time, output address GPMC_A[27:1] valid to

output chip select GPMC_CSn[i](13) valid

div_by_1_mode;

GPMC_FCLK_MUX;

TIMEPARAGRANULARITY_X1

J - 2(9)

J + 2(9)

FA10 td(be[x]nV-csnV)

Delay time, output lower-byte enable and

command latch enable GPMC_BE0n_CLE, output

upper-byte enable GPMC_BE1n valid to output

chip select GPMC_CSn[i](13) valid

div_by_1_mode;

GPMC_FCLK_MUX;

TIMEPARAGRANULARITY_X1

J - 2(9)

J + 2(9)

FA12 td(csnV-advnV)

Delay time, output chip select GPMC_CSn[i](13)

valid to output address valid and address latch

enable GPMC_ADVn_ALE valid

div_by_1_mode;

GPMC_FCLK_MUX;

TIMEPARAGRANULARITY_X1

K - 2(10) K + 2(10)

FA13 td(csnV-oenV)

Delay time, output chip select GPMC_CSn[i](13)

valid to output enable GPMC_OEn_REn valid

div_by_1_mode;

GPMC_FCLK_MUX;

TIMEPARAGRANULARITY_X1

L - 2(11) L + 2(11)

FA16 tw(aIV)

Pulse duration output address GPMC_A[26:1]

invalid between 2 successive read and write

accesses

div_by_1_mode;

GPMC_FCLK_MUX;

TIMEPARAGRANULARITY_X1

G (7)

www.ti.com

TDA4VEN-Q1, TDA4AEN-Q1

SPRSP96A – MARCH 2024 – REVISED SEPTEMBER 2024

Submit Document Feedback

151

Product Folder Links: TDA4VEN-Q1 TDA4AEN-Q1

TDA4VEN...Q1 Scheda tecnica(PDF) 151 Page - Texas Instruments

TDA4VEN...Q1 Scheda tecnica(HTML) 151 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL