SCANSTA101SMSLASHNOPB datasheet(16/42 Pages) TI2

Il numero della parte	SCANSTA101SM/NOPB

Spiegazioni elettronici	SCANSTA101 Low Voltage IEEE 1149.1 System Test Access (STA) Master

PDF	42 Pages

Scroll/Zoom	100%

Produttore elettronici	TI2 [Texas Instruments]

Homepage	https://www.ti.com

Logo

16 / 42 page

SCANSTA101

SNLS057J – MAY 2002 – REVISED APRIL 2013

www.ti.com

The 32-bit shift register at the bottom is used to shift in TDI_SM directly in normal mode or to shift in TMS_SM or

TDO_SM in the loop-back mode. After each long word of 32 bits is shifted into this register, the contents of the

SHIFTER IMPLEMENTATION

Shift register implementation is illustrated in Figure 6. Shift out enable for the TMS_SM and TDO_SM shifters is

generated by comparing the clock pulse counter output to the clock divider - 1. Shift in enable for the TDI_SM

shifter is generated by comparing the clock pulse counter to the programmable divisor/2 - 1. These enables are

gated by the control signals from SSIC so that data are shifted out (TMS_SM/TDO_SM) or shifted in (TDI_SM)

only when necessary.

Figure 6. Shift Register Implementation and Timing

Submit Documentation Feedback

Product Folder Links: SCANSTA101

SCANSTA101SM/NOPB Scheda tecnica(PDF) 16 Page - Texas Instruments