SCANSTA101SMSLASHNOPB datasheet(32/42 Pages) TI2

32 / 42 page

SCANSTA101

SNLS057J – MAY 2002 – REVISED APRIL 2013

www.ti.com

Table 36. Boundary Scan Register Definition

BSR

Signal Name

BSR

Signal Name

BSR

Signal Name

BSR

Signal Name

Bit#

SCK

DTACK

DATA[7]

TCK_SM

RST

INT

DATA[6]

TRST0_SM

R/W

DATA[15]

DATA[5]

TDI_SM

STB

DATA[14]

DATA[4]

DATA[13]

DATA[3]

TRIST

ADDRESS[4]

DATA[12]

DATA[2]

ADDRESS[3]

DATA[11]

DATA[1]

ADDRESS[2]

DATA[10]

DATA[0]

ADDRESS[1]

DATA[9]

TDO_SM

ADDRESS[0]

DATA[8]

TMS_SM

BIST SUPPORT

The memory BIST can be initiated through JTAG interface using the RUNBIST instruction or by setting the

Onboard Memory BIST bit in the Start register. When the memory BIST is initiated through the JTAG interface

the result of pass/fail will be set in the Memory BIST Result bit in the Status register and also in the BIST status

connected in the serial path of TDO and TDI when the RUNBIST instruction is scanned into the instruction

whether the memory BIST passed or failed. If the memory BIST is initiated through the Onboard Memory BIST

bit in the Start register the result of pass/fail will be set only in the BIST Result bit in the status register. The

memory BIST will initialize the memory to zero.

Submit Documentation Feedback

Product Folder Links: SCANSTA101

SCANSTA101SM/NOPB Scheda tecnica(PDF) 32 Page - Texas Instruments

SCANSTA101SM/NOPB Scheda tecnica(HTML) 32 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

Scheda tecnica Scarica

Link URL