Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

DLP391TPFSB Scheda tecnica(PDF) 22 Page - Texas Instruments

Il numero della parte DLP391TPFSB
Spiegazioni elettronici  DLP391TP 0.39-Inch 4K UHD Digital Micromirror Device
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  TI2 [Texas Instruments]
Homepage  https://www.ti.com
Logo TI2 - Texas Instruments

DLP391TPFSB Scheda tecnica(HTML) 22 Page - Texas Instruments

Back Button DLP391TPFSB Datasheet HTML 18Page - Texas Instruments DLP391TPFSB Datasheet HTML 19Page - Texas Instruments DLP391TPFSB Datasheet HTML 20Page - Texas Instruments DLP391TPFSB Datasheet HTML 21Page - Texas Instruments DLP391TPFSB Datasheet HTML 22Page - Texas Instruments DLP391TPFSB Datasheet HTML 23Page - Texas Instruments DLP391TPFSB Datasheet HTML 24Page - Texas Instruments DLP391TPFSB Datasheet HTML 25Page - Texas Instruments DLP391TPFSB Datasheet HTML 26Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 46 page
background image
6 Detailed Description
6.1 Overview
The DLP391TP digital micromirror device (DMD) is a 0.39" diagonal spatial light modulator that consists of
an array of highly reflective aluminum micromirrors. The DMD is an electrical input, optical output micro-optical-
electrical-mechanical system (MOEMS). The fast switching speed of the DMD micromirrors, combined with
advanced DLP image processing algorithms, enables each micromirror to display four distinct pixels on the
screen during every frame, resulting in a full 3840 × 2160 pixel image being displayed. The electrical interface is
low-voltage differential signaling (LVDS). The DMD consists of a two-dimensional array of 1-bit CMOS memory
cells. The array is organized in a grid of M memory cell columns by N memory cell rows. Refer to the Section
6.2. The deflection of the micromirrors (positive or negative) is individually controlled by changing the address
voltage of the underlying CMOS addressing circuitry and micromirror reset signals (MBRST).
The DLP 0.39" 4K UHD chipset is comprised of the DLP391TP DMD, DLPC8445V display controller, and the
DLPA3085 / DLPA3082 PMIC and the LED driver. For reliable operation, the DLP391TP DMD must always be
used with the DLP display controller and the PMIC specified in the chipset.
6.2 Functional Block Diagram
Bit Lines
Word
Lines
(0,0)
Voltages
Misc
Voltage
Generators
High-Speed
Interface
Control
SRAM
(1536,1360)
Row
Low-Speed
Interface
Control
Column Write
Control
Column Read
Figure 6-1. Functional Block Diagram
DLP391TP
DLPS289A – JUNE 2025 – REVISED SEPTEMBER 2025
www.ti.com
22
Submit Document Feedback
Copyright © 2025 Texas Instruments Incorporated
Product Folder Links: DLP391TP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com