LMKDB1104FS datasheet(9/95 Pages) TI2

9 / 95 page

Table 5-2. LMKDB1108 and LMKDB1108FS Pin Functions (continued)

TYPE(1)

DESCRIPTION

NAME(2) (3)

NO.

CLK3_P

LP-HCSL differential clock output 3. No connect if unused.

CLK3_N

CLK4_P

LP-HCSL differential clock output 4. No connect if unused.

CLK4_N

CLK5_P

LP-HCSL differential clock output 5. No connect if unused.

CLK5_N

CLK6_P

LP-HCSL differential clock output 6. No connect if unused.

CLK6_N

CLK7_P

LP-HCSL differential clock output 7. No connect if unused.

CLK7_N

POWER

VDDA

Analog power supply. Additional power supply filtering is recommended. See Section 10.3

for details.

VDDCLK

10, 13, 20, 26,

37,

Output power supply

Thermal Pad (GND)

Pad

Device Ground, Thermal pad.

LOGIC CONTROLS / STATUS

vOE0#/SHFT_LD#

Active low input to control CLK0 or SBI active low shift register load pin. SBI_EN pin

controls function of this pin. Internal pulldown resistor. OE mode: 0 = Active output, 1 =

Inactive output.

Side-Band Mode: SBI latch register input.

vOE1#/SBI_IN

Active low input to control CLK1 or SBI data input pin. SBI_EN pin controls function of this

pin. Internal pulldown resistor. OE mode: 0 = Active output, 1 = Inactive output.

Side-Band Mode: SBI data input.

vOE2#

Active low input to control CLK2. Internal pulldown resistor.

0 = Output Active, 1 = Output Inactive

vOE3#

Active low input to control CLK3. Internal pulldown resistor.

0 = Output Active, 1 = Output Inactive

vOE4#/SBI_CLK

Active low input to control CLK4 or SBI clock input pin. SBI_EN pin controls function of this

pin. Internal pulldown resistor. OE mode: 0 = Active output, 1 = Inactive output.

Side-Band Mode: SBI clock input.

vOE5#

Active low input to control CLK5. Internal pulldown resistor.

0 = Output Active, 1 = Output Inactive

vOE10#/SBI_OUT

I or O

Active low input to control CLK6 or SBI data output pin. Internal pulldown resistor. SBI_EN

pin controls function of this pin.

OE mode:0 = Active output, 1 = Inactive output.

SBI Mode: SBI shift register data output.

vOE7#

Active low input to control CLK7. Internal pulldown resistor.

0 = Output Active, 1 = Output Inactive

vPWRGD/PWRDN#

Power Good/Power Down Active Low. Multifunctional input pin. Internal pulldown resistor.

On the first low-to-high transition, functions as Power Good pin which starts up the device

On the subsequent low/high transitions, functions as Power Down Active Low pin which

controls the device to enter or exit power-down mode.

Low = power-down mode

High = normal operation mode

vSBI_EN

SBI Enable. Internal pulldown resistor. Do not change the state of this pin after power-up.

Low at power-up = SBI interface disabled. Pin 20, 32, 48 and 55 function as OE pins.

High at power-up = SBI interface enabled. Pin 20, 32, 48 and 55 function as SBI interface

pins. SMBus and other OE pins remain functional.

www.ti.com

LMKDB1102, LMKDB1104, LMKDB1104FS

LMKDB1108, LMKDB1108FS, LMKDB1120, LMKDB1120FS

SNAS855E – NOVEMBER 2023 – REVISED AUGUST 2025

Submit Document Feedback

Product Folder Links: LMKDB1102 LMKDB1104 LMKDB1104FS LMKDB1108 LMKDB1108FS LMKDB1120 LMKDB1120FS

LMKDB1104FS Scheda tecnica(PDF) 9 Page - Texas Instruments

LMKDB1104FS Scheda tecnica(HTML) 9 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95

Scheda tecnica Scarica

Link URL