MPC5606S datasheet(63/136 Pages) FREESCALE

63 / 136 page

MPC5606S Microcontroller Data Sheet, Rev. 6

Freescale Semiconductor

The thermal resistance values used are based on the JEDEC JESD51 series of standards to provide consistent values for

estimations and comparisons. The difference between the values determined for the single-layer (1s) board compared to a

four-layer board that has two signal layers, a power and a ground plane (2s2p), demonstrate that the effective thermal resistance

is not a constant. The thermal resistance depends on the:

•

Construction of the application board (number of planes)

•

Effective size of the board which cools the component

•

Quality of the thermal and electrical connections to the planes

•

Power dissipated by adjacent components

Connect all the ground and power balls to the respective planes with one via per ball. Using fewer vias to connect the package

to the planes reduces the thermal performance. Thinner planes also reduce the thermal performance. When the clearance

between the vias leave the planes virtually disconnected, the thermal performance is also greatly reduced.

As a general rule, the value obtained on a single-layer board is within the normal range for the tightly packed printed circuit

board. The value obtained on a board with the internal planes is usually within the normal range if the application board has:

•

One oz. (35 micron nominal thickness) internal planes

•

Components are well separated

•

Overall power dissipation on the board is less than 0.02 W/cm2

The thermal performance of any component depends on the power dissipation of the surrounding components. In addition, the

ambient temperature varies widely within the application. For many natural convection and especially closed box applications,

the board temperature at the perimeter (edge) of the package is approximately the same as the local air temperature near the

device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the

local ambient conditions that determine the temperature of the device.

At a known board temperature, the junction temperature is estimated using Equation 2:

TJ = TB + (RJB  PD)

Eqn. 2

where:

= board temperature for the package perimeter (°C)

RJB = junction-to-board thermal resistance (°C/W) per JESD51-8S

= power dissipation in the package (W)

When the heat loss from the package case to the air does not factor into the calculation, an acceptable value for the junction

temperature is predictable. Ensure the application board is similar to the thermal test condition, with the component soldered to

a board with internal planes.

The thermal resistance is expressed as the sum of a junction-to-case thermal resistance plus a case-to-ambient thermal

resistance:

RJA = RJC + RCA

Eqn. 3

where:

RJA = junction to ambient thermal resistance (°C/W)

RJC = junction to case thermal resistance (°C/W)

RCA = case to ambient thermal resistance (°C/W)

RJC s device related and is not affected by other factors. The thermal environment can be controlled to change the

case-to-ambient thermal resistance, RCA. For example, change the air flow around the device, add a heat sink, change the

mounting arrangement on the printed circuit board, or change the thermal dissipation on the printed circuit board surrounding

the device. This description is most useful for packages with heat sinks where 90% of the heat flow is through the case to heat

sink to ambient. For most packages, a better model is required.

MPC5606S Scheda tecnica(PDF) 63 Page - Freescale Semiconductor, Inc

MPC5606S Scheda tecnica(HTML) 63 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL