| Motore di ricerca datesheet componenti elettronici |
|
MPC5606S Scheda tecnica(PDF) 17 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC5606S Scheda tecnica(HTML) 17 Page - Freescale Semiconductor, Inc |
|
17 / 136 page ![]() MPC5606S Microcontroller Data Sheet, Rev. 6 Freescale Semiconductor 17 • Up to 16 single-ended inputs channels — All channels configured to have alternate function as general purpose input/output pins – 10-bit ± 3 counts accuracy (TUE) • External multiplexer support to increase up to 23 channels — Automatic 1 × 8 multiplexer control — External multiplexer connected to a dedicated input channel — Shared register between the 8 external channels • Result register available for every non-multiplexed channel • Configurable Left or Right aligned result format • Supports for one-shot, scan and injection conversion modes • Injection mode status bit implemented on adjacent 16-bit register for each result — Supports Access to Result and injection status with single 32-bit read • Independently enabling of function for channels: —Offset Refresh • Conversion Triggering support — Internal conversion triggering from periodic interrupt timer (PIT) • 4 configurable analog comparator channels offering range comparison with triggered alarm — Greater than — Less than — Out of range • All unused analog inputs can be used as general purpose input and output pins • Power Down mode • Optional support for DMA transfer of results 1.6.16 Deserial Serial Peripheral Interface (DSPI) The deserial serial peripheral interface (DSPI) modules provide a synchronous serial interface for communication between the MPC5606S MCU and external devices. The DSPI features the following: • Up to two DSPI modules • Full duplex, synchronous transfers • Master or slave operation • Programmable master bit rates • Programmable clock polarity and phase • End-of-transmission interrupt flag • Programmable transfer baud rate • Programmable data frames from 4 to 16 bits • Up to 6 chip select lines available, depending on package and pin multiplexing, enable 64 external devices to be selected using external muxing from a single DSPI • 8 clock and transfer attributes registers • Chip select strobe available as alternate function on one of the chip select pins for deglitching • FIFOs for buffering up to 4 transfers on the transmit and receive side • General purpose I/O functionality on pins when not used for SPI • Queueing operation possible through use of eDMA |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |