Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

PIMXRT406LCAF4A Scheda tecnica(PDF) 36 Page - NXP Semiconductors

Il numero della parte PIMXRT406LCAF4A
Spiegazioni elettronici  i.MX RT1020 Crossover Processors for Industrial Products
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  NXP [NXP Semiconductors]
Homepage  http://www.nxp.com
Logo NXP - NXP Semiconductors

PIMXRT406LCAF4A Scheda tecnica(HTML) 36 Page - NXP Semiconductors

Back Button PIMXRT406LCAF4A Datasheet HTML 32Page - NXP Semiconductors PIMXRT406LCAF4A Datasheet HTML 33Page - NXP Semiconductors PIMXRT406LCAF4A Datasheet HTML 34Page - NXP Semiconductors PIMXRT406LCAF4A Datasheet HTML 35Page - NXP Semiconductors PIMXRT406LCAF4A Datasheet HTML 36Page - NXP Semiconductors PIMXRT406LCAF4A Datasheet HTML 37Page - NXP Semiconductors PIMXRT406LCAF4A Datasheet HTML 38Page - NXP Semiconductors PIMXRT406LCAF4A Datasheet HTML 39Page - NXP Semiconductors PIMXRT406LCAF4A Datasheet HTML 40Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 100 page
background image
i.MX RT1020 Crossover Processors for Industrial Products, Rev. 2, 03/2021
36
NXP Semiconductors
Electrical characteristics
4.4.2
WDOG reset timing parameters
Figure 8 shows the WDOG reset timing and Table 28 lists the timing parameters.
Figure 8. WDOGn_B timing diagram
NOTE
RTC_XTALI is approximately 32 kHz. RTC_XTALI cycle is one period or
approximately 30 s.
NOTE
WDOGn_B output signals (for each one of the Watchdog modules) do not
have dedicated pins, but are muxed out through the IOMUX. See the IOMUX
manual for detailed information.
4.4.3
SCAN JTAG Controller (SJC) timing parameters
Figure 9 depicts the SJC test clock input timing. Figure 10 depicts the SJC boundary scan timing.
Figure 11 depicts the SJC test access port. Signal parameters are listed in Table 29.
Figure 9. Test clock input timing diagram
Table 28. WDOGn_B timing parameters
ID
Parameter
Min
Max
Unit
CC3
Duration of WDOGn_B Assertion
1
—
RTC_XTALI cycle
WDOGn_B
CC3
(Output)
JTAG_TCK
(Input)
VM
VM
VIH
VIL
SJ1
SJ2
SJ2
SJ3
SJ3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com