Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

PIMXRT406LCAF4A Scheda tecnica(PDF) 40 Page - NXP Semiconductors

Il numero della parte PIMXRT406LCAF4A
Spiegazioni elettronici  i.MX RT1020 Crossover Processors for Industrial Products
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  NXP [NXP Semiconductors]
Homepage  http://www.nxp.com
Logo NXP - NXP Semiconductors

PIMXRT406LCAF4A Scheda tecnica(HTML) 40 Page - NXP Semiconductors

Back Button PIMXRT406LCAF4A Datasheet HTML 36Page - NXP Semiconductors PIMXRT406LCAF4A Datasheet HTML 37Page - NXP Semiconductors PIMXRT406LCAF4A Datasheet HTML 38Page - NXP Semiconductors PIMXRT406LCAF4A Datasheet HTML 39Page - NXP Semiconductors PIMXRT406LCAF4A Datasheet HTML 40Page - NXP Semiconductors PIMXRT406LCAF4A Datasheet HTML 41Page - NXP Semiconductors PIMXRT406LCAF4A Datasheet HTML 42Page - NXP Semiconductors PIMXRT406LCAF4A Datasheet HTML 43Page - NXP Semiconductors PIMXRT406LCAF4A Datasheet HTML 44Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 100 page
background image
i.MX RT1020 Crossover Processors for Industrial Products, Rev. 2, 03/2021
40
NXP Semiconductors
Electrical characteristics
Figure 14. Trace data specifications
4.5
External memory interface
The following sections provide information about external memory interfaces.
4.5.1
SEMC specifications
The following sections provide information on SEMC interface.
Measurements are with a load of 15 pf and an input slew rate of 1 V/ns.
4.5.1.1
SEMC output timing
There are ASYNC and SYNC mode for SEMC output timing.
4.5.1.1.1
SEMC output timing in ASYNC mode
Table 31 shows SEMC output timing in ASYNC mode.
Table 31. SEMC output timing in ASYNC mode
Symbol
Parameter
Min.
Max.
Unit
Comment
Frequency of operation
—
133
MHz
TCK
Internal clock period
7.5
—
ns
TAVO
Address output valid time
—
2
ns
These timing parameters
apply to Address and ADV#
for NOR/PSRAM in ASYNC
mode.
TAHO
Address output hold time
(TCK - 2) 1
1 Address output hold time is configurable by SEMC_*CR0.AH. AH field setting value is 0x0 in above table. When AH is set
with value N, TAHO min time should be ((N + 1) x TCK). See the i.MX RT1020 Reference Manual (IMXRT1020RM) for more
detail about SEMC_*CR0.AH register field.
—ns
TADVL
ADV# low time
(TCK - 1) 2
TDVO
Data output valid time
—
2
ns
These timing parameters
apply to Data/CLE/ALE and
WE# for NAND, apply to
Data/DM/CRE for
NOR/PSRAM, apply to
Data/DCX and WRX for DBI
interface.
TDHO
Data output hold time
(TCK - 2) 3
—ns
TWEL
WE# low time
(TCK - 1) 4
ns
T8
T7
T7
T8
ARM_TRACE_CLK
ARM_TRACE0-3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com