ADSP-SC596 datasheet(70/134 Pages) AD

70 / 134 page

Rev. PrD

Page 70 of 134

May 2022

ADSP-SC595/SC596/SC598

Preliminary Technical Data

Clock and Reset Timing

Table 38 and Figure 9 describe clock and reset operations related to the CGU and RCU. Per the CCLK, SYSCLK, SCLKx, DCLK, and

OCLK timing specifications in Table 22 (Preliminary Clock Operating Conditions), combinations of SYS_CLKIN0 and clock multipliers

must not select clock rates in excess of the maximum instruction rate of the processor.

Dynamic Memory Controller (DMC)—Clock, Control, Write and Read Cycle Timing

The DMC clock, control, write and read timings comply with the JEDEC standards. To ensure proper operation of the DDR3/3L, all

DDR3/3L guidelines must be strictly followed. See ADSP-SC595/SC596/SC598 Board Design Guidelines for Dynamic Memory Controller

(EE-TBD).

Table 38. Clock and Reset Timing

All specifications are based on simulation data and are subject to change without notice.

Parameter

Min

Max

Unit

Timing Requirements

fCKIN

SYS_CLKIN0 Frequency (Crystal)1, 2

1 Applies to PLL bypass mode and PLL nonbypass mode.

2 The tCKIN period (see Figure 9) equals 1/fCKIN.

MHz

SYS_CLKIN0 Frequency (External SYS_CLKIN0)1, 2

MHz

tCKINL

SYS_CLKIN0 Low Pulse1

16.67

tCKINH

SYS_CLKIN0 High Pulse1

16.67

tWRST

RESET Asserted Pulse Width Low3

3 Applies after power-up sequence is complete. See Table 37 and Figure 7 for power-up reset timing.

11 × tCKIN

Figure 9. Clock and Reset Timing

SYS_CLKIN0

tWRST

tCKIN

tCKINL

tCKINH

SYS_HWRST

ADSP-SC596 Scheda tecnica(PDF) 70 Page - Analog Devices

ADSP-SC596 Scheda tecnica(HTML) 70 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL