Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

Preview PDF HTML

ADSP-SC596 Scheda tecnica(PDF) 77 Page - Analog Devices

Il numero della parte ADSP-SC596
Spiegazioni elettronici  SHARC Dual-Core DSP with Arm Cortex-A55
PDF  134 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

ADSP-SC596 Scheda tecnica(HTML) 77 Page - Analog Devices

Back Button ADSP-SC596 Datasheet HTML 73Page - Analog Devices ADSP-SC596 Datasheet HTML 74Page - Analog Devices ADSP-SC596 Datasheet HTML 75Page - Analog Devices ADSP-SC596 Datasheet HTML 76Page - Analog Devices ADSP-SC596 Datasheet HTML 77Page - Analog Devices ADSP-SC596 Datasheet HTML 78Page - Analog Devices ADSP-SC596 Datasheet HTML 79Page - Analog Devices ADSP-SC596 Datasheet HTML 80Page - Analog Devices ADSP-SC596 Datasheet HTML 81Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 77 / 134 page
background image
Rev. PrD
|
Page 77 of 134
|
May 2022
ADSP-SC595/SC596/SC598
Preliminary Technical Data
Table 44. SPORTs—Internal Clock1
All specifications are based on simulation data and are subject to change without notice.
Parameter
Min
Max
Unit
Timing Requirements
tSFSI
Frame Sync Setup Before SPTx_CLK
(Externally Generated Frame Sync in Either Transmit or
Receive Mode)2
11
ns
tHFSI
Frame Sync Hold After SPTx_CLK
(Externally Generated Frame Sync in Either Transmit or
Receive Mode)2
–0.5
ns
tSDRI
Receive Data Setup Before SPTx_CLK2
3.4
ns
tHDRI
Receive Data Hold After SPTx_CLK2
3.6
ns
Switching Characteristics
tDFSI
Frame Sync Delay After SPTx_CLK (Internally Generated
Frame Sync in Transmit or Receive Mode)3
3.5
ns
tHOFSI
Frame Sync Hold After SPTx_CLK (Internally Generated
Frame Sync in Transmit or Receive Mode)3
–3
ns
tDDTI
Transmit Data Delay After SPTx_CLK3
3.5
ns
tHDTI
Transmit Data Hold After SPTx_CLK3
–3
ns
tSPTCLKIW
SPTx_CLK Width4
0.5 × tSPTCLKPROG – 1.5
ns
tSPTCLKW
SPTx_CLK Period4
tSPTCLKPROG – 1.5
ns
1 Specifications apply to all four SPORTs.
2 Referenced to the sample edge.
3 Referenced to drive edge.
4 See Table 22 for details on the minimum period that can be programmed for fSPTCLKPROG.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com