ADSP-SC596 datasheet(73/134 Pages) AD

73 / 134 page

Rev. PrD

Page 73 of 134

May 2022

ADSP-SC595/SC596/SC598

Preliminary Technical Data

Table 40. LPs—Transmit1

All specifications are based on simulation data and are subject to change without notice.

Parameter

Min

Max

Unit

Timing Requirements

tSLACH

LPx_ACK Setup Before LPx_CLK Low

2 × tCDU_CLKO8 + 13.5

tHLACH

LPx_ACK Hold After LPx_CLK Low

–2.5

Switching Characteristics

tDLDCH

Data Delay After LPx_CLK High

2.23

tHLDCH

Data Hold After LPx_CLK High

–1.04

tLCLKTWL

LPx_CLK Width Low

0.4 × tLCLKTPROG

0.63 × tLCLKTPROG

tLCLKTWH

LPx_CLK Width High

0.45 × tLCLKTPROG

0.63 × tLCLKTPROG

tLCLKTW

LPx_CLK Period

N × tLCLKTPROG – 0.8

tDLACLK

LPx_CLK Low Delay After LPx_ACK High

tCDU_CLKO8 + 4

2 × tCDU_CLKO8 + 1 × tCDU_CLKO8 + 10 ns

1 Specifications apply to LP0 and LP1.

2 See Table 22 for details on the minimum period that can be programmed for fLCLKTPROG.

Figure 11. LPs—Transmit

LPx_CLK

LPx_Dx

(DATA)

LPx_ACK (IN)

OUT

tDLDCH

tHLDCH

tSLACH

tHLACH

tDLACLK

tLCLKTWH

tLCLKTWL

LAST BYTE

TRANSMITTED

FIRST BYTE

TRANSMITTED

NOTES

The t

SLACH and tHLACH

specifications apply only to the LPx_CLK falling edge. If these specifications are met,

LPx_CLK extends and the dotted LPx_CLK falling edge does not occur as shown. The position of the

dotted falling edge can be calculated using the t

LCLKTWH specification.

LCLKTWH Min must be used for tSLACH

and t

LCLKTWH Max for tHLACH.

ADSP-SC596 Scheda tecnica(PDF) 73 Page - Analog Devices

ADSP-SC596 Scheda tecnica(HTML) 73 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL