Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

ADSP-SC596 Scheda tecnica(PDF) 83 Page - Analog Devices

Il numero della parte ADSP-SC596
Spiegazioni elettronici  SHARC Dual-Core DSP with Arm Cortex-A55
PDF  134 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

ADSP-SC596 Scheda tecnica(HTML) 83 Page - Analog Devices

Back Button ADSP-SC596 Datasheet HTML 79Page - Analog Devices ADSP-SC596 Datasheet HTML 80Page - Analog Devices ADSP-SC596 Datasheet HTML 81Page - Analog Devices ADSP-SC596 Datasheet HTML 82Page - Analog Devices ADSP-SC596 Datasheet HTML 83Page - Analog Devices ADSP-SC596 Datasheet HTML 84Page - Analog Devices ADSP-SC596 Datasheet HTML 85Page - Analog Devices ADSP-SC596 Datasheet HTML 86Page - Analog Devices ADSP-SC596 Datasheet HTML 87Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 83 / 134 page
background image
Rev. PrD
|
Page 83 of 134
|
May 2022
ADSP-SC595/SC596/SC598
Preliminary Technical Data
Asynchronous Sample Rate Converter (ASRC)—Serial Output Port
For the serial output port, the frame sync is an input and it must meet setup and hold times with regard to SCLK0 on the output port. The
serial data output has a hold time and delay specification with regard to the serial clock. In TDM mode, the ASRC drives at the rising edge
and samples at the falling edge of the serial clock. In all other modes, the serial clock rising edge is the sampling edge, and the falling edge
is the driving edge.
Figure 19. ASRC Serial Output Port Timing
Table 49. ASRC, Serial Output Port
All specifications are based on simulation data and are subject to change without notice.
Parameter
Min
Max
Unit
Timing Requirements
tSRCSFS
1
1 The serial clock, data, and frame sync signals can originate from any of the DAI pins. The serial clock and frame sync signals can also originate via PCG or SPORTs. The input
of the PCG can be either CLKIN, SCLK0, or any of the DAI pins.
Frame Sync Setup Before Serial Clock Rising Edge
4
ns
tSRCHFS
1
Frame Sync Hold After Serial Clock Rising Edge
5.5
ns
tSRCCLKW
Clock Width
tSCLK0 – 1
ns
tSRCCLK
Clock Period
2 × tSCLK0
ns
Switching Characteristics
tSRCTDD
1
Transmit Data Delay After Serial Clock Falling Edge
13.3
ns
tSRCTDH
1
Transmit Data Hold After Serial Clock Falling Edge
1
ns
DAI0_PIN20–1
(SCLK0)
SAMPLE EDGE
DAI0_PIN20–1
(FS)
DAI0_PIN20–1
(SDATA)
tSRCCLK
tSRCCLKW
tSRCSFS
tSRCHFS
tSRCTDD
tSRCTDH



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com