CC1010-RTY1 datasheet(80/152 Pages) TI

80 / 152 page

CC1010

SWRS047

Page 80 of 152

to 250 kHz, then the conversion time is 44

µs.

single-conversion

mode

each

conversion is initiated by setting the

ADCON.ADCRUN control bit. The ADC

interrupt

flags

EXIF.ADIF

and

ADCON2.ADCIF are set by hardware if the

8 MSB of the latest sampled value is

greater than or equal to the threshold

value stored in the ADTRH register. An

interrupt service routine is then executed if

the interrupt enable flags EIE.ADIE and

ADCON2.ADCIE are set. To always get an

interrupt upon completion of a conversion,

ADTRH

should

set

The

ADCON.ADCRUN control bit is cleared by

hardware when the conversion is finished.

In the multi-conversion modes the ADC

starts a new conversion every 11th ADC

clock cycle. All multi-conversion modes

can

stopped

clearing

ADCON.ADCRUN, after which the ADC will

abort its current conversion and then stop.

In all modes an action is taken when the 8

MSB of the latest sample value is greater

than or equal to the value written in

ADTRH; these are:

Multi-conversion, continuous. When the

threshold comparison holds true (value

≥

ADTRH⋅ 4) an interrupt is generated and

the corresponding interrupt service routine

is then executed if the interrupt enable

flags EIE.ADIE and ADCON2.ADCIE are

set. The ADC will continue its conversions

regardless of the result of the threshold

comparison. To always get an interrupt

upon completion of a conversion, ADTRH

should be set to 0.

Multi-conversion, stopping. When the

threshold comparison holds true (value

≥

ADTRH⋅ 4) an interrupt is generated and

the corresponding interrupt service routine

is then executed if the interrupt enable

flags EIE.ADIE and ADCON2.ADCIE are

set. The ADC will stop when the threshold

comparison

holds

true,

clearing

ADCON.ADCRUN.

Multi-conversion,

reset-generating.

When the threshold comparison holds true

(value

≥ ADTRH⋅ 4) a system reset is

generated. This mode can be used in

conjunction with the 8051's stop mode and

the 32 kHz oscillator to achieve very low

power consumption while monitoring a

signal. The value stored in ADDATH and

ADDATL is not affected by a reset, so that

the sampled value can be read back after

the reset has taken effect.

CC1010-RTY1 Scheda tecnica(PDF) 80 Page - Texas Instruments

CC1010-RTY1 Scheda tecnica(HTML) 80 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL