HYB18T512400B datasheet(45/68 Pages) QIMONDA

45 / 68 page

Internet Data Sheet

Rev. 1.1, 2007-05

03292006-YBYM-WG0Z

HYB18T512[40/80/16]0B[C/F]

512-Mbit Double-Data-Rate-Two SDRAM

12) DAL = WR + RU{

RP(ns) / tCK(ns)}, where RU stands for round up. WR refers to the tWR parameter stored in the MRS. For tRP, if the result

of the division is not already an integer, round up to the next highest integer.

CK refers to the application clock period. Example: For

DDR2–533 at

CK = 3.75 ns with tWR programmed to 4 clocks. tDAL = 4 + (15 ns / 3.75 ns) clocks = 4 + (4) clocks = 8 clocks.

13)

DAL.nCK = WR [nCK] + tnRP.nCK = WR + RU{tRP [ps] / tCK.AVG[ps] }, where WR is the value programmed in the EMR.

14) Input waveform timing

DH with differential data strobe enabled MR[bit10] = 0, is referenced from the differential data strobe crosspoint to

the input signal crossing at the

IH.DC level for a falling signal and from the differential data strobe crosspoint to the input signal crossing

at the

IL.DC level for a rising signal applied to the device under test. DQS, DQS signals must be monotonic between VIL.DC.MAX and

IH.DC.MIN. See Figure 9.

15)

DQSQ: Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers as well as output

slew rate mismatch between DQS / DQS and associated DQ in any given cycle.

16) These parameters are measured from a data strobe signal ((L/U/R)DQS / DQS) crossing to its respective clock signal (CK / CK) crossing.

The spec values are not affected by the amount of clock jitter applied (i.e.

JIT.PER, tJIT.CC, etc.), as these are relative to the clock signal

crossing. That is, these parameters should be met whether clock jitter is present or not.

17) Input waveform timing

DS with differential data strobe enabled MR[bit10] = 0, is referenced from the input signal crossing at the VIH.AC level

to the differential data strobe crosspoint for a rising signal, and from the input signal crossing at the

IL.AC level to the differential data strobe

crosspoint for a falling signal applied to the device under test. DQS, DQS signals must be monotonic between

il(DC)MAX and Vih(DC)MIN. See

Figure 9.

18) If

DS or tDH is violated, data corruption may occur and the data must be re-written with valid data before a valid READ can be executed.

19) These parameters are measured from a data signal ((L/U)DM, (L/U)DQ0, (L/U)DQ1, etc.) transition edge to its respective data strobe signal

((L/U/R)DQS / DQS) crossing.

20)

HP is the minimum of the absolute half period of the actual input clock. tHP is an input parameter but not an input specification parameter.

It is used in conjunction with tQHS to derive the DRAM output timing tQH. The value to be used for tQH calculation is determined by the

following equation;

HP = MIN (tCH.ABS, tCL.ABS), where, tCH.ABS is the minimum of the actual instantaneous clock high time; tCL.ABS is the

minimum of the actual instantaneous clock low time.

21)

HZ and tLZ transitions occur in the same access time as valid data transitions. These parameters are referenced to a specific voltage level

which specifies when the device output is no longer driving (

HZ), or begins driving (tLZ) .

22) Input waveform timing is referenced from the input signal crossing at the

IL.DC level for a rising signal and VIH.DC for a falling signal applied

to the device under test. See Figure 10.

23) Input waveform timing is referenced from the input signal crossing at the

IH.AC level for a rising signal and VIL.AC for a falling signal applied

to the device under test. See Figure 10.

24) These parameters are measured from a command/address signal (CKE, CS, RAS, CAS, WE, ODT, BA0, A0, A1, etc.) transition edge to

its respective clock signal (CK / CK) crossing. The spec values are not affected by the amount of clock jitter applied (i.e.

JIT.PER, tJIT.CC,

etc.), as the setup and hold are relative to the clock signal crossing that latches the command/address. That is, these parameters should

be met whether clock jitter is present or not.

25)

QH = tHP – tQHS, where: tHP is the minimum of the absolute half period of the actual input clock; and tQHS is the specification value under the

max column. {The less half-pulse width distortion present, the larger the

QH value is; and the larger the valid data eye will be.}

Examples:

1) If the system provides

HP of 1315 ps into a DDR2–667 SDRAM, the DRAM provides tQH of 975 ps minimum.

2) If the system provides

HP of 1420 ps into a DDR2–667 SDRAM, the DRAM provides tQH of 1080 ps minimum.

26)

QHS accounts for:

1) The pulse duration distortion of on-chip clock circuits, which represents how well the actual

HP at the input is transferred to the output;

and

2) The worst case push-out of DQS on one transition followed by the worst case pull-in of DQ on the next transition, both of which are

independent of each other, due to data pin skew, output pattern effects, and pchannel to n-channel variation of the output drivers.

27) The Auto-Refresh command interval has be reduced to 3.9 µs when operating the DDR2 DRAM in a temperature range between 85

°C

and 95

°C.

28) 0 °C

≤ T

CASE ≤ 85 °C

29) 85

°C < T

CASE ≤ 95 °C

30) A maximum of eight Auto-Refresh commands can be posted to any given DDR2 SDRAM device.

31)

RPST end point and tRPRE begin point are not referenced to a specific voltage level but specify when the device output is no longer driving

(

RPST), or begins driving (tRPRE). Figure 8 shows a method to calculate these points when the device is no longer driving (tRPST), or begins

driving (

RPRE) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the

calculation is consistent.

32) When the device is operated with input clock jitter, this parameter needs to be derated by the actual

JIT.PER of the input clock. (output

deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2–667 SDRAM has

JIT.PER.MIN = – 72 ps

and

JIT.PER.MAX = + 93 ps, then tRPRE.MIN(DERATED) = tRPRE.MIN + tJIT.PER.MIN = 0.9 x tCK.AVG – 72 ps = + 2178 ps and tRPRE.MAX(DERATED) = tRPRE.MAX

JIT.PER.MAX = 1.1 x tCK.AVG + 93 ps = + 2843 ps. (Caution on the MIN/MAX usage!).

HYB18T512400B Scheda tecnica(PDF) 45 Page - Qimonda AG

HYB18T512400B Scheda tecnica(HTML) 45 Page - Qimonda AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

Scheda tecnica Scarica

Link URL