CC2640R2FYFVT.B datasheet(28/74 Pages) TI2

28 / 74 page

8.24 Synchronous Serial Interface (SSI)

Tc = 25°C, VDDS = 3.0 V, unless otherwise noted.

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

S1(1) tclk_per (SSIClk period)

Device operating as SLAVE

65024

system

clocks

S2(1) tclk_high (SSIClk high time)

Device operating as SLAVE

0.5

tclk_per

S3(1) tclk_low (SSIClk low time)

Device operating as SLAVE

0.5

tclk_per

S1 (TX only)(1) tclk_per (SSIClk period)

One-way communication to SLAVE -

Device operating as MASTER

65024

system

clocks

S1 (TX and RX)(1) tclk_per (SSIClk period)

Normal duplex operation -

Device operating as MASTER

65024

system

clocks

S2(1) tclk_high (SSIClk high time)

Device operating as MASTER

0.5

tclk_per

S3(1) tclk_low (SSIClk low time)

Device operating as MASTER

0.5

tclk_per

(1)

Refer to SSI timing diagrams Figure 8-1, Figure 8-2, and Figure 8-3.

SSIClk

SSIFss

SSITx

SSIRx

MSB

LSB

4 to 16 bits

Figure 8-1. SSI Timing for TI Frame Format (FRF = 01), Single Transfer Timing Measurement

SSIClk

SSIFss

SSITx

SSIRx

MSB

LSB

MSB

LSB

8-bit control

4 to 16 bits output data

Figure 8-2. SSI Timing for MICROWIRE Frame Format (FRF = 10), Single Transfer

CC2640R2F

SWRS204C – DECEMBER 2016 – REVISED SEPTEMBER 2020

www.ti.com

Submit Document Feedback

Product Folder Links: CC2640R2F

CC2640R2FYFVT.B Scheda tecnica(PDF) 28 Page - Texas Instruments

CC2640R2FYFVT.B Scheda tecnica(HTML) 28 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74

Scheda tecnica Scarica

Link URL