Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

DAC39RFS10 Scheda tecnica(PDF) 85 Page - Texas Instruments

Il numero della parte DAC39RFS10
Spiegazioni elettronici  DDS39RF12 and DDS39RFS12, 12GSPS to 24GSPS, Dual and Single Channel, Multi- Nyquist Direct Digital Synthesizer (DDS)
PDF  177 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  TI2 [Texas Instruments]
Homepage  https://www.ti.com
Logo TI2 - Texas Instruments

DAC39RFS10 Scheda tecnica(HTML) 85 Page - Texas Instruments

Back Button DAC39RFS10 Datasheet HTML 81Page - Texas Instruments DAC39RFS10 Datasheet HTML 82Page - Texas Instruments DAC39RFS10 Datasheet HTML 83Page - Texas Instruments DAC39RFS10 Datasheet HTML 84Page - Texas Instruments DAC39RFS10 Datasheet HTML 85Page - Texas Instruments DAC39RFS10 Datasheet HTML 86Page - Texas Instruments DAC39RFS10 Datasheet HTML 87Page - Texas Instruments DAC39RFS10 Datasheet HTML 88Page - Texas Instruments DAC39RFS10 Datasheet HTML 89Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 85 / 177 page
background image
Table 7-32. SPI Registers (continued)
Offset
Acronym
Register Name
Section
0x0727
DEM_ADJ
DEM Adjust
Go
0x0728
RESERVED
0x0729
DEM_DITH
DEM and DITHER Control
Go
0x72A-0x072D
DAC_OFS
DAC_Offset_Adjustment
Go
0x72E - 0x7FF
RESERVED
7.5.3.1 CONFIG_A Register (Offset = 0h) [reset = 30h]
CONFIG_A is shown in Figure 7-61 and described in Table 7-33.
Return to the Register Summary Table.
Configuration A (default: 0x30)
Figure 7-61. CONFIG_A Register
7
6
5
4
3
2
1
0
SOFT_RESET
RESERVED
ASCEND
RESERVED
RESERVED
R/W-0h
R/W-0h
R/W-1h
R/W-1h
R/W-0h
Table 7-33. CONFIG_A Register Field Descriptions
Bit
Field
Type
Reset
Description
7
SOFT_RESET
R/W
0h
Writing a 1 to this bit causes a full reset of the chip and all SPI
registers (including CONFIG_A). This bit is self-clearing and will
always read zero. After writing this bit, the part may take up to 5
ns to reset. During this time, do not perform any SPI transactions.
6
RESERVED
R/W
0h
5
ASCEND
R/W
1h
0 : Address is decremented during streaming reads/writes
1 : Address is incremented during streaming reads/writes (default)
4
RESERVED
R
1h
Always read 1.
3-0
RESERVED
R/W
0h
7.5.3.2 DEVICE_CONFIG Register (Offset = 2h) [reset = 00h]
DEVICE_CONFIG is shown in Figure 7-62 and described in Table 7-34.
Return to the Register Summary Table.
Device Configuration (default: 0x00)
Figure 7-62. DEVICE_CONFIG Register
7
6
5
4
3
2
1
0
RESERVED
MODE
R/W-0h
R/W-0h
Table 7-34. DEVICE_CONFIG Register Field Descriptions
Bit
Field
Type
Reset
Description
7-2
RESERVED
R/W
0h
www.ti.com
DDS39RF12, DDS39RFS12
SBASB21 – SEPTEMBER 2024
Copyright © 2025 Texas Instruments Incorporated
Submit Document Feedback
85
Product Folder Links: DDS39RF12 DDS39RFS12



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com