Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

Preview PDF HTML

DAC39RFS10 Scheda tecnica(PDF) 91 Page - Texas Instruments

Il numero della parte DAC39RFS10
Spiegazioni elettronici  DDS39RF12 and DDS39RFS12, 12GSPS to 24GSPS, Dual and Single Channel, Multi- Nyquist Direct Digital Synthesizer (DDS)
PDF  177 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  TI2 [Texas Instruments]
Homepage  https://www.ti.com
Logo TI2 - Texas Instruments

DAC39RFS10 Scheda tecnica(HTML) 91 Page - Texas Instruments

Back Button DAC39RFS10 Datasheet HTML 87Page - Texas Instruments DAC39RFS10 Datasheet HTML 88Page - Texas Instruments DAC39RFS10 Datasheet HTML 89Page - Texas Instruments DAC39RFS10 Datasheet HTML 90Page - Texas Instruments DAC39RFS10 Datasheet HTML 91Page - Texas Instruments DAC39RFS10 Datasheet HTML 92Page - Texas Instruments DAC39RFS10 Datasheet HTML 93Page - Texas Instruments DAC39RFS10 Datasheet HTML 94Page - Texas Instruments DAC39RFS10 Datasheet HTML 95Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 91 / 177 page
background image
Figure 7-74. JCTRL Register (continued)
RESERVED
TI_MODE
SUBCLASS
JENC
RESERVED
SFORMAT
SCR
R/W-0b
R/W-0b
R/W-0b
R/W-0b
R/W-00b
R/W-1b
R/W-1b
Table 7-46. JCTRL Register Field Descriptions
Bit
Field
Type
Reset
Description
7
RESERVED
R/W
0b
6
TI_MODE
R/W
0b
0 : JESD204C standard mode (default)
1 : TI Mode - set this when using TI FPGA transmitter IP
5
SUBCLASS
R/W
0b
Specify how the elastic buffer is released:
0 : Subclass 0 operation (default). Release the elastic buffer
immediately once all lanes have starting writing to the buffer.
1 : Subclass 1 operation. Release the elastic buffer on a release
opportunity defined by the LMFC/LEMC and RBD.
4
JENC
R/W
0b
0 : Use 8b/10b link layer
1 : Use 64b/66b link layer
3-2
RESERVED
R/W
0b
1
SFORMAT
R/W
1b
Input sample format for JESD204C samples
0 : Offset binary
1 : Signed 2’s complement (default)
0
SCR
R/W
1b
0 : 8b/10b Scrambler disabled
1 : 8b/10b Scrambler enabled (default)
The 8b/10b scrambler is recommended to improve spurious noise
and make sure that certain sample payloads cannot prevent the
JESD204C receiver from detecting incorrect code-group or lane
alignment. This register has no effect on 64b/66b modes (which are
always scrambled).
7.5.3.14 SHMODE Register (Offset = 0104h) [reset = 00h]
SHMODE is shown in Figure 7-75 and described in Table 7-47.
Return to the Register Summary Table.
JESD204C Sync Word Mode
Figure 7-75. SHMODE Register
7
6
5
4
3
2
1
0
RESERVED
SHMODE
R/W-0b
R/W-00b
Table 7-47. SHMODE Register Field Descriptions
Bit
Field
Type
Reset
Description
7-2
RESERVED
R/W
00h
www.ti.com
DDS39RF12, DDS39RFS12
SBASB21 – SEPTEMBER 2024
Copyright © 2025 Texas Instruments Incorporated
Submit Document Feedback
91
Product Folder Links: DDS39RF12 DDS39RFS12



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com