Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

LMKDB1104FS85 Scheda tecnica(PDF) 49 Page - Texas Instruments

Il numero della parte LMKDB1104FS85
Spiegazioni elettronici  LMKDB12xx PCIe Gen 1 to Gen 7 Ultra Low Jitter 2 Input Clock MUX
PDF  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  TI2 [Texas Instruments]
Homepage  https://www.ti.com
Logo TI2 - Texas Instruments

LMKDB1104FS85 Scheda tecnica(HTML) 49 Page - Texas Instruments

Back Button LMKDB1104FS85 Datasheet HTML 45Page - Texas Instruments LMKDB1104FS85 Datasheet HTML 46Page - Texas Instruments LMKDB1104FS85 Datasheet HTML 47Page - Texas Instruments LMKDB1104FS85 Datasheet HTML 48Page - Texas Instruments LMKDB1104FS85 Datasheet HTML 49Page - Texas Instruments LMKDB1104FS85 Datasheet HTML 50Page - Texas Instruments LMKDB1104FS85 Datasheet HTML 51Page - Texas Instruments LMKDB1104FS85 Datasheet HTML 52Page - Texas Instruments LMKDB1104FS85 Datasheet HTML 53Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 69 page
background image
Table 9-47. R91 Register Field Descriptions
Bit
Field
Type
Reset
Description
7:4
SLEWRATE_OPT
R/W
6h
There are four register assignments each storing a slew rate value
(chosen out of the 16 available slew rate values). This register bits
relate to the 2nd option. Go to Programmable Output Slew Rate
section for more information.
0h = 0 (fastest)
1h = 1
2h = 2
3h = 3
4h = 4
5h = 5
6h = 6 (Default for LMKDB1208)
7h = 7
8h = 8
9h = 9
Ah = 10
Bh = 11
Ch = 12
Dh = 13
Eh = 14
Fh = 15 (slowest)
3:0
RESERVED
R
0h
Reserved bits
10 Application and Implementation
Note
Information in the following applications sections is not part of the TI component specification,
and TI does not warrant its accuracy or completeness. TI’s customers are responsible for
determining suitability of components for their purposes, as well as validating and testing their design
implementation to confirm system functionality.
10.1 Application Information
The LMKDB12xx devices are a family of ultra-low additive jitter LP-HCSL clock mux. The device can be
controlled through SMBus registers, Side Band Interface, and OE# pins.
10.2 Typical Application
This example shows PCIe and Ethernet clock distribution. Provide multiple copies of PCIe clocks (100MHz) or
Ethernet clocks (156.25MHz) based on the given source.
PCIe Clock Source #1
LMKDB family
PCIe Clock Buffer or MUX
SMBus
Control
OE#
Control
PCIe PHY
PCIe PHY
PCIe PHY
PCIe PHY
LP-HCSL
PCIe PHY
PCIe PHY
PCIe Device
Side-Band
Interface
Control Interface
PCIe Clock Source #2
MUX only, optional
Figure 10-1. Typical Application
www.ti.com
LMKDB1202, LMKDB1204, LMKDB1208
SNAS927A – AUGUST 2025 – REVISED APRIL 2026
Copyright © 2026 Texas Instruments Incorporated
Submit Document Feedback
49
Product Folder Links: LMKDB1202 LMKDB1204 LMKDB1208



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com