LMKDB1104FS85 datasheet(8/69 Pages) TI2

8 / 69 page

Table 5-2. LMKDB1204 Pin Functions (continued)

TYPE(1)

DESCRIPTION

NAME(2) (3)

NO.

CLOCK OUTPUTS

CLK0_P

LP-HCSL differential clock output 0. No connect if unused.

CLK0_N

CLK1_P

LP-HCSL differential clock output 1. No connect if unused.

CLK1_N

CLK2_P

LP-HCSL differential clock output 2. No connect if unused.

CLK2_N

CLK3_P

LP-HCSL differential clock output 0. No connect if unused.

CLK3_N

POWER

VDDA

Analog power supply. Additional power supply filtering is recommended. See Section 10.3

for details.

VDD_IN0

Power supply for CLKIN0

VDD_IN1

Power supply for CLKIN1

VDD_DIG

Power supply for digital

VDDO_BANK1

Power supply for output bank 1 (OUT4 to OUT7).

VDDO_BANK0

Power supply for output bank 0 (OUT0 to OUT3).

GND

Device Ground.

Thermal Pad (GND)

Pad

Device Ground, Thermal pad.

LOGIC CONTROLS / STATUS

^OE0#

Active low input to control CLK0. Internal pullup resistor.

0 = Output Active, 1 = Output Inactive

^OE1#

Active low input to control CLK1. Internal pullup resistor.

0 = Output Active, 1 = Output Inactive

^OE2#

Active low input to control CLK2. Internal pullup resistor.

0 = Output Active, 1 = Output Inactive

^OE3#/SMB_CLK

Output Enable for CLK3 Active Low/SMBus Clock. Internal pullup resistor. Functionality is

decided by the state of pin 15 (SMB_EN) at power-up. When used as SMBus Clock pin,

external pullup resistor is required. No connect if unused.

^vCLKIN_SEL_tri/

SMB_DATA

3-Level Clock Input Select/SMBus Data. Internal pullup and pulldown resistor. Functionality

is decided by the state of pin 15 (SMB_EN) at power-up.

When used as CLKIN_SEL_tri pin:

Low = CLKIN0 goes to all outputs

Mid = CLKIN0 goes to Bank 0, CLKIN1 goes to Bank 1

High = CLKIN1 goes to all outputs

When used as SMBus Data pin, external pullup resistor is required.

vPWRGD/PWRDN#

Power Good/Power Down Active Low. Multifunctional input pin. Internal pulldown resistor.

On the first low-to-high transition, functions as Power Good pin which starts up the device

On the subsequent low/high transitions, functions as Power Down Active Low pin which

controls the device to enter or exit power-down mode.

Low = power-down mode

High = normal operation mode

vSMB_EN

SMBus Enable. Internal pulldown resistor. Do not change the state of this pin after power-

up.

Low at power-up = SMBus disabled. Pin 8 is CLKIN_SEL_tri and Pin 9 is OE3#.

High at power-up = SMBus enabled. Pin 8 is SMB_DATA and Pin 9 is SMB_CLK.

LMKDB1202, LMKDB1204, LMKDB1208

SNAS927A – AUGUST 2025 – REVISED APRIL 2026

www.ti.com

Submit Document Feedback

Product Folder Links: LMKDB1202 LMKDB1204 LMKDB1208

LMKDB1104FS85 Scheda tecnica(PDF) 8 Page - Texas Instruments

LMKDB1104FS85 Scheda tecnica(HTML) 8 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69

Scheda tecnica Scarica

Link URL