Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

H8S/2218 Scheda tecnica(PDF) 561 Page - Renesas Technology Corp

Il numero della parte H8S/2218
Spiegazioni elettronici  16-Bit Single-Chip Microcomputer H8S Family/H8S/2200 Series
PDF  750 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  RENESAS [Renesas Technology Corp]
Homepage  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8S/2218 Scheda tecnica(HTML) 561 Page - Renesas Technology Corp

Back Button H8S/2218 Datasheet HTML 557Page - Renesas Technology Corp H8S/2218 Datasheet HTML 558Page - Renesas Technology Corp H8S/2218 Datasheet HTML 559Page - Renesas Technology Corp H8S/2218 Datasheet HTML 560Page - Renesas Technology Corp H8S/2218 Datasheet HTML 561Page - Renesas Technology Corp H8S/2218 Datasheet HTML 562Page - Renesas Technology Corp H8S/2218 Datasheet HTML 563Page - Renesas Technology Corp H8S/2218 Datasheet HTML 564Page - Renesas Technology Corp H8S/2218 Datasheet HTML 565Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 561 / 750 page
background image
Section 14 Universal Serial Bus (USB)
Rev.6.00 Jun. 03, 2008 Page 513 of 698
REJ09B0074-0600
14.5.6
Bulk-In Transfer (Dual FIFOs) (Endpoint 1)
EP1 has two 64-byte FIFOs, but the user can transmit data and write transmit data without being
aware of this dual-FIFO configuration. However, one data write should be performed for one
FIFO. For example, even if both FIFOs are empty, it is not possible to perform EP1PKTE at one
time after consecutively writing 128 bytes of data. EP1PKTE must be performed for each 64- byte
write.
When transmitting data to the host by bulk-in transfer, first enable the EP1 FIFO empty interrupt
by writing 1 to EP1EMPTYE in UIER1. At first, both EP1 FIFOs are empty, and so an EP1 FIFO
empty interrupt is generated immediately. The data to be transmitted is written to the data register
using this interrupt. After the first transmit data write for one FIFO, the other FIFO is empty, and
so the next transmit data can be written to the other FIFO immediately. When both FIFOs are full,
EP1EMPTY is cleared to 0. If at least one FIFO is empty, UIFR1/EP1EMPTY is set to 1. When
ACK is returned from the host after data transmission is completed, the FIFO used in the data
transmission becomes empty. If the other FIFO contains valid transmit data at this time,
transmission can be continued.
When transmission of all data has been completed, write 0 to UIER1/EP1EMPTYE and disable
EXIRQ0 or EXIRQ1 interrupt requests.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com