H8SSLASH2218 datasheet(626/750 Pages) RENESAS

626 / 750 page

Section 17 Flash Memory (F-ZTAT Version)

Rev.6.00 Jun. 03, 2008 Page 578 of 698

REJ09B0074-0600

An example in which flash memory block area EB0 is overlapped is shown in figure 17.11.

1. The RAM area to be overlapped is fixed at a 1-kbyte area in the range of H'FFD000 to

H'FFD3FF.

2. The flash memory area to overlap is selected by RAMER from a 1-kbyte area among one of

the EB0 to EB3 blocks.

3. The overlapped RAM area can be accessed from both the flash memory addresses and RAM

addresses.

4. When the RAMS bit in RAMER is set to 1, program/erase protection is enabled for all flash

memory blocks (emulation protection). In this state, setting the P1 or E1 bit in FLMCR1 to 1

does not cause a transition to program mode or erase mode.

5. A RAM area cannot be erased by execution of software in accordance with the erase algorithm.

6. Block area EB0 contains the vector table. When performing RAM emulation, the vector table

is needed in the overlap RAM.

(EB0)

(EB2)

(EB1)

(EB0)

(EB2)

Flash memory

On-chip RAM

(1-kbyte shadow)

On-chip RAM

(4 kbytes)

On-chip RAM

(1 kbyte)

On-chip RAM

(7 kbytes - 64 bytes)

On-chip RAM (64 bytes)

On-chip RAM

(4 kbytes)

On-chip RAM

(1 kbyte)

On-chip RAM

(7 kbytes - 64 bytes)

On-chip RAM (64 bytes)

Flash memory

Normal memory map

RAM overlap memory map

H'000000

H'000400

H'000800

H'000C00

H'FFD000

H'FFFFFF

H'FFFFC0

H'FFD400

H'FFEFBF

H'FFD3FF

H'FFC000

Figure 17.11 Example of RAM Overlap Operation

H8S/2218 Scheda tecnica(PDF) 626 Page - Renesas Technology Corp

H8S/2218 Scheda tecnica(HTML) 626 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL