H8SSLASH2218 datasheet(287/750 Pages) RENESAS

287 / 750 page

Section 8 I/O Ports

Rev.6.00 Jun. 03, 2008 Page 239 of 698

REJ09B0074-0600

8.7

Port B (H8S/2218 Group Only)

The port B is an 8-bit I/O port also functioning as address bus (A15 to A8) output pins. The port B

has the following registers.

Note:

When the USB is used while the E6000 emulator is used, the AE3 to AE0 bits in PFCR

must be set so that the PB1 and PB0 pins output addresses A9 and A8. This note applies to

both the H8S/2218 Group and H8S/2212 Group.

• Port B data direction register (PBDDR)

• Port B data register (PBDR)

• Port B register (PORTB)

• Port B pull-up MOS control register (PBPCR)

8.7.1

Port B Data Direction Register (PBDDR)

PBDDR specifies input or output for the pins of the port B.

Since PBDDR is a write-only register, the bit manipulation instructions must not be used to write

PBDDR. For details, see section 2.9.4, Accessing Registers Containing Write-Only Bits.

Bit

Bit Name Initial Value

R/W

Description

PB7DDR

PB6DDR

PB5DDR

PB4DDR

PB3DDR

PB2DDR

PB1DDR

PB0DDR

Modes 4 to 6:

If address output is enabled by the setting of bits AE3 to

AE0 in PFCR, the corresponding port B pins are address

outputs. When address output is disabled, setting a

PBDDR bit to 1 makes the corresponding port B pin an

output port, while clearing the bit to 0 makes the pin an

input port.

Mode 7:

Setting a PBDDR bit to 1 makes the corresponding port B

pin an output port, while clearing the bit to 0 makes the

pin an input port.

H8S/2218 Scheda tecnica(PDF) 287 Page - Renesas Technology Corp

H8S/2218 Scheda tecnica(HTML) 287 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL