Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

H8S/2218 Scheda tecnica(PDF) 310 Page - Renesas Technology Corp

Il numero della parte H8S/2218
Spiegazioni elettronici  16-Bit Single-Chip Microcomputer H8S Family/H8S/2200 Series
PDF  750 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  RENESAS [Renesas Technology Corp]
Homepage  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8S/2218 Scheda tecnica(HTML) 310 Page - Renesas Technology Corp

Back Button H8S/2218 Datasheet HTML 306Page - Renesas Technology Corp H8S/2218 Datasheet HTML 307Page - Renesas Technology Corp H8S/2218 Datasheet HTML 308Page - Renesas Technology Corp H8S/2218 Datasheet HTML 309Page - Renesas Technology Corp H8S/2218 Datasheet HTML 310Page - Renesas Technology Corp H8S/2218 Datasheet HTML 311Page - Renesas Technology Corp H8S/2218 Datasheet HTML 312Page - Renesas Technology Corp H8S/2218 Datasheet HTML 313Page - Renesas Technology Corp H8S/2218 Datasheet HTML 314Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 310 / 750 page
background image
Section 8 I/O Ports
Rev.6.00 Jun. 03, 2008 Page 262 of 698
REJ09B0074-0600
8.11.1
Port F Data Direction Register (PFDDR)
PFDDR specifies input or output for the pins of the port F.
Since PFDDR is a write-only register, the bit manipulation instructions must not be used to write
PFDDR. For details, see section 2.9.4, Accessing Registers Containing Write-Only Bits.
Bit
Bit Name
Initial Value
R/W
Description
7
6
5
4
3
2
1
0
PF7DDR
PF6DDR*
2
PF5DDR*
2
PF4DDR*
2
PF3DDR
PF2DDR*
2
PF1DDR*
2
PF0DDR
1/0*
1
0
0
0
0
0
0
0
W
W
W
W
W
W
W
W
(H8S/2218 Group)
Modes 4 to 6:
Pin PF7 functions as the
φ output pin when the PF7DDR
bit is set to 1, and as an input port when the bit is cleared
to 0. Pins PF6 to PF3 are automatically designated as bus
control output pins. Pins PF2 to PF0 are made bus control
input/output pins by bus controller settings. Otherwise,
setting a PFDDR bit to 1 makes the corresponding pin an
output port, while clearing the bit to 0 makes the pin an
input port.
Mode 7
Setting a PFDDR bit to 1 makes the corresponding port F
pin PF6 to PF0 an output port, or in the case of pin PF7,
the
φ output pin. Clearing the bit to 0 makes the pin an
input port.
(H8S/2212 Group)
Setting a PFDDR bit to 1 makes the corresponding port F
pin PF6 to PF0 an output port, or in the case of pin PF7,
the
φ output pin. Clearing the bit to 0 makes the pin an
input port.
Notes: 1. The initial value becomes 1 in modes 4 to 6 and 0 in mode 7.
2. Reserved in the H8S/2212 Group. If this bit is read, an undefined value will be read.
This bit cannot be modified.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com