| Motore di ricerca datesheet componenti elettronici |
|
7733 Scheda tecnica(PDF) 390 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7733 Scheda tecnica(HTML) 390 Page - Renesas Technology Corp |
|
390 / 940 page ![]() ELECTRICAL CHARACTERISTICS 7733 Group User’s Manual 15–11 15.6 Ready and Hold Timing requirements (Vcc = 5 V ± 10 %, Vss = 0 V, Ta = –20 to 85 °C, f(XIN) = 25 MHz (Note), unless otherwise noted) g The rise/fall time of an input signal must be 100 ns or less, unless otherwise noted. HOLD input setup time RDY input hold time HOLD input hold time Limits tsu(RDY–φ1) tsu(HOLD–φ1) th(φ1–RDY) th(φ1–HOLD) RDY input setup time Max. ns ns ns ns Min. Parameter Symbol Unit 55 55 0 0 Note: This is applied when the main clock division selection bit = “0” and f(f2) = 12.5 MHz. Switching characteristics (Vcc = 5 V ± 10 %, Vss = 0 V, Ta = –20 to 85 °C, f(XIN) = 25 MHz, unless otherwise noted) HLDA output delay time td(φ1–HLDA) ns Min. Max. 50 Limits Unit Conditions Parameter Fig. 15.11.1 Symbol 15.5 Internal peripheral devices |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |