7733 datasheet(7/940 Pages) RENESAS

7 / 940 page

III

BEFORE USING THIS MANUAL

3. REGISTER STRUCTURE

Below is the structure diagram for all registers.

XXX register (address XX 16)

... select bit

0 : ...

1 : ...

... select bit

0 : ...

1 : ...

The value is “0” at reading.

0 : ...

1 : ...

Fix this bit to “0.”

7 to 5 Not implemented.

–

Bit

Bit name

This bit is ignored in ... mode.

Functions

At reset

... flag

Undefined

Blank

: Set to “0” or “1” according to the usage.

: Set to “0” at writing.

: Set to “1” at writing.

: Ignored depending on the mode or state. It may be “0” or “1.”

: Not implemented.

: “0” immediately after reset.

: “1” immediately after reset.

Undefined

: Undefined immediately after reset.

: It is possible to read the bit state at reading. The written value becomes valid.

: It is possible to read the bit state at reading. The written value becomes

invalid. Accordingly, the written value may be “0” or “1.”

: The written value becomes valid. It is impossible to read the bit state. The

value is undefined at reading. However, when [“0” at reading] is indicated in

the “Function” or “Note” column, the bit is always “0” at reading.(See to V4

above.)

—

: It is impossible to read the bit state. The value is undefined at reading.

However, when [“0” at reading] is indicated in the “Function” or “Note” column,

the bit is always “0” at reading.(See to V

4 above.)

The written value becomes invalid. Accordingly, the written value may be “0”

or “1.”

7733 Scheda tecnica(PDF) 7 Page - Renesas Technology Corp

7733 Scheda tecnica(HTML) 7 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL