7733 datasheet(527/940 Pages) RENESAS

527 / 940 page

EXTERNAL ROM VERSION

7733 Group User’s Manual

20–11

Fig. 20.6.1 Structure of processor mode register 0

Bit

Bit name

Functions

At reset

Processor mode bits ( Note)

Wait bit

Software reset bit

Interrupt priority detection

time selection bits

Must be fixed to “0.”

This bit is ignored.

0 0: Do not select.

0 1: Do not select.

1 0: Microprocessor mode

1 1: Do not select.

Microcomputer is reset by

setting this bit to “1.”

This bit is “0” at reading.

0 0: 7 cycles of

0 1: 4 cycles of

1 0: 2 cycles of

1 1: Do not select.

b1 b0

b5 b4

Processor mode register 0 (address 5E 16)

represents that bits 2 to 7 are not used for setting the processor mode.

!: It may be “0” or “1.”

Note: Fix the processor mode bits to “10 2.”

0: Software wait is inserted when

accessing external area.

1: No software wait is inserted when

accessing external area.

20.6 Processor modes

The M37733S4BFP can operate only in the microprocessor mode. For the processor mode, refer to the

description of the microprocessor mode in section “2.5 Processor modes.”

Also, be sure to set as follows:

• Connect pin CNVss to Vcc.

• Fix the processor mode bits to “102.“

Figure 20.6.1 shows the structure of the processor mode register 0.

20.6 Processor modes

7733 Scheda tecnica(PDF) 527 Page - Renesas Technology Corp

7733 Scheda tecnica(HTML) 527 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL