AM1808AZCED3 datasheet(97/264 Pages) TI

97 / 264 page

AM1808

www.ti.com

SPRS653A – FEBRUARY 2010 – REVISED APRIL 2010

6.10 External Memory Interface A (EMIFA)

EMIFA is one of two external memory interfaces supported on the device. It is primarily intended to

support asynchronous memory types, such as NAND and NOR flash and Asynchronous SRAM. However

on this device, EMIFA also provides a secondary interface to SDRAM.

6.10.1 EMIFA Asynchronous Memory Support

EMIFA supports asynchronous:

•

SRAM memories

•

NAND Flash memories

•

NOR Flash memories

The EMIFA data bus width is up to 16-bits.The device supports up to 24 address lines and two external

wait/interrupt inputs. Up to four asynchronous chip selects are supported by EMIFA (EMA_CS[5:2]).

Each chip select has the following individually programmable attributes:

•

Data Bus Width

•

Read cycle timings: setup, hold, strobe

•

Write cycle timings: setup, hold, strobe

•

Bus turn around time

•

Extended Wait Option With Programmable Timeout

•

Select Strobe Option

•

NAND flash controller supports 1-bit and 4-bit ECC calculation on blocks of 512 bytes.

6.10.2 EMIFA Synchronous DRAM Memory Support

The device supports 16-bit SDRAM in addition to the asynchronous memories listed in Section 6.10.1. It

has a single SDRAM chip select (EMA_CS[0]). SDRAM configurations that are supported are:

•

One, Two, and Four Bank SDRAM devices

•

Devices with Eight, Nine, Ten, and Eleven Column Address

•

CAS Latency of two or three clock cycles

•

Sixteen Bit Data Bus Width

Additionally, the SDRAM interface of EMIFA supports placing the SDRAM in Self Refresh and Powerdown

Modes. Self Refresh mode allows the SDRAM to be put into a low power state while still retaining memory

contents; since the SDRAM will continue to refresh itself even without clocks from the device. Powerdown

mode achieves even lower power, except the device must periodically wake the SDRAM up and issue

refreshes if data retention is required.

Finally, note that the EMIFA does not support Mobile SDRAM devices.

Table 6-17 shows the supported SDRAM configurations for EMIFA.

Peripheral Information and Electrical Specifications

Submit Documentation Feedback

Product Folder Link(s): AM1808

AM1808AZCED3 Scheda tecnica(PDF) 97 Page - Texas Instruments

AM1808AZCED3 Scheda tecnica(HTML) 97 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL