AD1843JS datasheet(46/64 Pages) AD

46 / 64 page

REV. 0

–46–

AD1843

DA1FLT

DAC1 (Left and Right Channels) Digital Filter Select. This bit is overridden when DRSFLT is set to “1.” See be-

low for filter specifications. This bit can be altered only if DAC1 is powered down. Unlike DA2FLT, this bit does

not control the analog output swing of DAC1, which is fixed at 2.000 V p-p when the output level is set to 0 dB by

Control Register Address 9.

0 = Digital Audio Filter

1 = Digital Modem Filter

DAADR1:0

Digital ADC Right Channel Source Select.

00 = Input from Analog: ADC Right Channel (Normal Operation)

01 = Reserved

10 = Input from Digital: DAC1 Right Channel (Digital Resampler)

11 = Input from Digital: DAC2 Right Channel (Digital Resampler)

DAADL1:0

Digital ADC Left Channel Source Select.

00 = Input from Analog: ADC Left Channel (Normal Operation)

01 = Reserved

10 = Input from Digital: DAC1 Left Channel (Digital Resampler)

11 = Input from Digital: DAC2 Left Channel (Digital Resampler)

ADRFLT

ADC Right Channel Digital Filter Select and Analog Input Full Scale Mapping Select. Digital filter selected is over-

ridden when DRSFLT is set to “1.” See below for filter specifications. This bit can be altered only if the ADC right

channel is powered down.

0 = Digital Audio Filter. 2.800 V p-p analog input maps to

±215 when gain is set to 0.0 dB (see Control Register

Address 2).

1 = Digital Modem Filter. 3.156 V p-p analog input maps to

±215 when gain is set to 0.0 dB (see Control Register

Address 2).

ADLFLT

ADC Left Channel Digital Filter Select and Analog Input Full Scale Mapping Select. Digital filter selected is over-

ridden when DRSFLT is set to “1.” See below for filter specifications. This bit can be altered only if the ADC left

channel is powered down.

0 = Digital Audio Filter. 2.800 V p-p analog input maps to

±215 when gain is set to 0.0 dB (see Control Register

Address 2).

1 = Digital Modem Filter. 3.156 V p-p analog input maps to

±215 when gain is set to 0.0 dB (see Control Register

Address 2).

res

Reserved for future expansion. To ensure future compatibility, write “0” to all reserved bits.

Initial default state after reset: 0000 0000 0000 0000 (0000 hex). Cleared to default and cannot be written to when:

the RESET pin is asserted LO; when the PWRDWN pin is asserted LO; or when the PDNO bit in Control Register

Address 0 is set to “1” (all conversions disabled).

The table below lists the single path (DAC or ADC only) filter characteristics of the “Audio,” “Modem,” and “Resampler” digital

filters. Passband ripple and group delay must be doubled if the DAC is routed back through the ADC for digital resampling. For

further information, see the “Filter Selection” section and the filter frequency response plots, Figures 34 through 36.

Passband

Stopband

Linear

Filter

Ripple

Edge

Ripple

Edge

Group Delay

Audio

–0.016 dB

0.400

× F

< –91.8 dB

0.600

× F

< 15/FS

Modem

–0.220 dB

0.442

× F

< –75.7 dB

0.542

× F

< 19/FS

Resampler

–0.035 dB

0.400

× F

< –92.2 dB

0.500

× F

< 25/FS

FS is the conversion (sample) rate.

Address 26

Codec Configuration—Serial Interface

Data 15

Data 14

Data 13

Data 12

Data 11

Data 10

Data 9

Data 8

DA2SM

DA1SM

res

DA2F1

DA2F0

DA1F1

DA1F0

Data 7

Data 6

Data 5

Data 4

Data 3

Data 2

Data 1

Data 0

SCF

FRS

FRST

ADTLK

ADRF1

ADRF0

ADLF1

ADLF0

AD1843JS Scheda tecnica(PDF) 46 Page - Analog Devices

AD1843JS Scheda tecnica(HTML) 46 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Scheda tecnica Scarica

Link URL