Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

AD9914/PCBZ Scheda tecnica(PDF) 44 Page - Analog Devices

Il numero della parte AD9914/PCBZ
Spiegazioni elettronici  3.5 GSPS Direct Digital Synthesizer 12-Bit DAC
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD9914/PCBZ Scheda tecnica(HTML) 44 Page - Analog Devices

Back Button AD9914/PCBZ Datasheet HTML 37Page - Analog Devices AD9914/PCBZ Datasheet HTML 38Page - Analog Devices AD9914/PCBZ Datasheet HTML 39Page - Analog Devices AD9914/PCBZ Datasheet HTML 40Page - Analog Devices AD9914/PCBZ Datasheet HTML 41Page - Analog Devices AD9914/PCBZ Datasheet HTML 42Page - Analog Devices AD9914/PCBZ Datasheet HTML 43Page - Analog Devices AD9914/PCBZ Datasheet HTML 44Page - Analog Devices AD9914/PCBZ Datasheet HTML 45Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 44 / 45 page
background image
AD9914
Data Sheet
Rev. F | Page 44 of 45
Profile Registers
There are 16 serial input/output addresses (Address 0x0B to
Address 0x01A) dedicated to device profiles. Eight of the 16
profiles house up to eight single tone frequencies. The remaining
eight profiles contain the corresponding phase offset and
amplitude parameters relative to the profile pin setting.
To enable profile mode, set the profile mode enable bit in CFR2
(0x01[23]) = 1. The active profile register is selected using the
external PS[2:0] pins.
Profile 0 to Profile 7, Single Tone Registers—0x0B, 0x0D, 0x0F, 0x11, 0x13, 0x15, 0x17, 0x19
Four bytes are assigned to each register.
Table 26. Bit Descriptions for Profile 0 to Profile 7 Single Tone Registers
Bit(s)
Mnemonic
Description
[31:0]
Frequency tuning word
This 32-bit number controls the DDS frequency.
Profile 0 to Profile 7, Phase Offset and Amplitude Registers—0x0C, 0x0E, 0x10, 0x12, 0x14, 0x16, 0x18, 0x1A
Four bytes are assigned to each register.
Table 27. Bit Descriptions for Profile 0 to Profile 7 Phase Offset and Amplitude Registers
Bit(s)
Mnemonic
Description
[31:28]
Open
Open.
[27:16]
Amplitude scale factor
This 12-bit word controls the DDS frequency. Note that the OSK enable bit (0x00[8]) must be set to logic
high to make amplitude adjustments.
[15:0]
Phase offset word
This 16-bit word controls the DDS frequency.
USR0 Register—Address 0x1B
Table 28. Bit Descriptions for USR0 Register
Bit(s)
Mnemonic
Description
[31:25]
Open
24
PLL lock
This is a readback bit only. If Logic 1 is read back, the PLL is locked. Logic 0 represents a nonlocked state.
[23:0]
(See description)
These bits must always be programmed with the default values listed in the default column in Table 14.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com